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LOW POWER HIGH FAULT COVERAGE TEST TECHNIQUES FOR DIGITAL 
 
ABSTRACT 
 
Testing of digital VLSI circuits entails m
VLSI CIRCUITS 
any challenges as a consequence of rapid 
emiconductor manufacturing technology and the unprecedented levels of 
 BIST. The results obtained while scanning in 
 reduction in average power consumption. The BS-LFSR 
s to reduce peak power in scan-based BIST is presented. 
inally, a technique that aims to significantly increase the fault coverage in test-per-
an BIST, while keeping the test-application time short, is proposed. The results 
btained show a significant improvement in fault coverage and test application time 
compared with other techniques. 
growth of s
design complexity and the gigahertz range of operating frequencies. These challenges 
include keeping the average and peak power dissipation and test application time 
within acceptable limits. 
 
This dissertation proposes techniques to addresses these challenges during test. The 
first proposed technique, called bit-swapping LFSR (BS-LFSR), uses new 
observations concerning the output sequence of an LFSR to design a low-transition 
test-pattern-generator (TPG) for test-per-clock built-in self-test (BIST) to achieve 
reduction in the overall switching activity in the circuit-under-test (CUT). The 
obtained results show up to 28% power reduction for the proposed design, and up-to 
63% when it is combined with another established technique. The proposed BS-LFSR 
is then extended for use in test-per-scan
test vectors show up to 60%
is then extended further to act as a multi-degree smoother for test patterns generated 
by conventional LFSRs before applying them to the CUT. Experimental results show 
up to 55% reduction in average power. 
 
Another technique that aim
The new technique uses a two-phase scan-chain ordering algorithm to reduce average 
and peak power in scan and capture cycles. Experimental results show up to 65% and 
55% reduction in average and peak power, respectively. 
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1 Introduction 
 
 
 
In recent years, with the advance of semiconductor manufacturing technology, the 
requirements of digital very-large-scale-integrated (VLSI) circuits, which are 
composed of tens to hundreds of millions of gates, have led to many challenges 
during manufacturing test. Moreover, the unprecedented levels of design complexity 
and the gigahertz range of operating frequencies make the testing of nanometre 
and al 
o
test hese 
cov
 unacceptably low fault coverage. The main objectives of this 
issertation are 
1. To introduce novel techniques that improve the power consumption during test 
r hardware area overhead.   
system-on-chip (SOC) designs a most demanding challenge. This is because the large 
 complex chips require a huge amount of test data and dissipate a substanti
am unt of power during test, which greatly increases the system cost. There are many 
 parameters that should be improved in order to reduce the test cost. T
parameters include the test power, test length (test application time), test fault 
erage, and test hardware area overhead.  
 
This thesis addresses the problem of reducing power consumption during off-line test 
(i.e. when the circuit is switched to test mode and stopped from carrying out its 
normal operation) and the problem of keeping the test application time moderate 
without incurring
d
with minimum effect in test length, fault coverage, o
2. To introduce novel techniques to achieve high fault coverage in the circuit under 
test (CUT) with an acceptable test length and small hardware area overhead. 
 1
3. To combine these new techniques with already existing techniques in order to 
obtain further reduction in power consumption. 
 
s chapterThi  introduces some important concepts in testing of digital VLSI circuits 
mo d briefly summarises the organisation and contribution of 
 
.1 Automatic Test Equipment (ATE) 
Automatic test equipment (ATE) is instrum ntation that is used in external testing to 
apply test patterns to the  the CUT, and to mark 
 according to the analysed responses [1, 2].  Fig. 1.1 shows a 
 The ATE control unit: this unit includes the control processor, the timing module, 
and the power module. 
 The ATE memory: this memory contains test patterns that will be supplied to the 
onses which are compared with the actual 
and the importance of minimising power consumption during test. It then provides the 
tivation for this study an
this dissertation. 
1
e
 CUT, to analyse the responses from
the CUT as good or bad
basic diagram for external testing using ATE with its three basic components: 
1. The CUT: this is the integrated circuit (IC) part which is tested for manufacturing 
defects. 
2.
3.
CUT and the expected fault free resp
responses obtained from the CUT to determine whether the CUT is faulty or not. 
 
 
Fig.  1.1      External testing using ATE. 
 
External testing using ATE has a serious disadvantage since the ATE (control unit 
and memory) is extremely expensive and its cost is expected to grow in the future as 
the number of chip pins increases [2]. 
 
 
 
 
 
 2
1.2 Built-In Self-Test (BIST) 
As the complexity of modern chips increases, external testing with ATE becomes 
extremely expensive. Instead, built-in self-test (BIST) [3-6] is becoming more 
common in the testing of digital VLSI circuits since it overcomes the problems of 
external testing using ATE. BIST test patterns are not generated externally as in case 
of ATE; instead they are generated internally using some parts of the circuit, also the 
the circuit. When the circuit is in test 
 
athematical theory 
our as TPGs or SAs [4, 7]. 
 
The characteristic polynomial of an LFSR determines which flip-flop locations of the 
LFSR feed the inputs of the XOR gates in the feedback path1 [4, 8]. If the 
characteristic polynom
maximum length non-repeating seq  called an m-sequence. LFSRs can 
e divided into two main categories: external-XOR LFSR (simply external LFSR) and 
ished by the way in 
SR the XORs appear 
                                                
responses are analysed using other parts of 
mode, test patterns generators (TPGs) generate patterns that are applied to the CUT, 
while the signature analyser (SA) evaluates the CUT responses. One of the most 
common TPGs for exhaustive, pseudo-exhaustive, and pseudorandom TPG is the 
linear feedback shift register (LFSR) [4, 7]. LFSRs are used as TPGs for BIST circuits 
because, with little overhead in hardware area, a normal register can be configured to 
work as a test generator, and with an appropriate choice of the location of the XOR 
gates, the LFSR can generate all possible output test vectors (with the exception of the 
0s-vector, since this will lock the LFSR). The pseudorandom properties of LFSRs
lead to high fault coverage when a set of test vectors is applied to the CUT compared 
with the fault coverage obtained using normal counters as TPGs. Also LFSRs can be 
configured to act as signature analysers for the responses obtained from the CUT. 
Despite their simple appearance, LFSRs are based on complex m
that helps explain their behavi
ial of an LFSR is primitive, then the LFSR will generate the 
uence, which is
b
internal-XOR LFSR (simply internal LFSR). These are distingu
which XOR gates are inserted into the system. In an external LF
only in the feedback, while in the internal LFSR the XORs appear between flip-
flops[4]. As a simple example, the characteristic polynomial p(x) = x3 + x + 1 is a 
primitive polynomial of degree 3 (i.e. 3 flip-flops are needed for implementation). 
 
1 See appendix A for more details 
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Fig. 1.2(a) shows the external LFSR implementation of this polynomial, while Fig. 
1.2(b) shows the internal LFSR implementation. 
 
 
Fig.  1.2  External (a) and Internal (b) LFSRs that implement characteristic polynomial  
lock, in 
which the outputs of a TPG directly feed the inputs of the CUT, and the outputs of the 
CUT are directly connected to an SA. In this scheme a test vector is applied to the 
CUT, and a response is captured from the CUT on each clock cycle. Fig. 1.3 shows a 
test-per-clock configuration. 
 
p(x) = x3 + x + 1 
 
1.3  Test-per-Clock and Test-per-Scan BIST 
The BIST design methodology has been widely adopted in the design of VLSI circuits 
in order to enable the chip to test itself and to evaluate its response with an acceptable 
cost [5, 7]. BIST schemes can be divided into two main types according to the way in 
which test patterns are applied to the CUT [1, 5]. The first scheme is test-per-c
 
Fig.  1.3    Test-per-clock configuration. 
 
The second scheme is test-per-scan, in which a scan path is used to shift test patterns 
into a CUT. A full scan cycle requires m+1 clock cycles, where m is the number of 
flip-flops in the scan chain. The response to an applied test pattern is captured into a 
scan chain and scanned out in the next scan cycle in parallel with scanning in another 
test pattern. The main advantage of this scheme over the former one is its lower 
hardware area overhead while the main disadvantage is in the test application time. 
Fig. 1.4 shows one of many possible configurations for test-per-scan schemes. 
 
 4
 
 
Fig.  1.4   Test-per-scan configuration. 
 
. One of the 
ost popular and common fault models at the logic level of abstraction is the stuck-
 stuck at faults
node under consideration is permanently connected with ground, called stuck-at-0 (s-
a-0), or permanently connected with Vdd, called stuck-at-1 (s-a-1). This fault model is 
on model in logic circuits [9]. This fault model is the 
out this thesis due to its popularity. 
1.4 Fault Modelling and Fault Coverage 
A fault model can be defined as a description of the behaviour of, and assumptions 
about, how components (nodes, gates…etc.) in a faulty circuit behave. In this way, a 
high percentage of the faults that may occur in a circuit can be modelled
m
at-fault model (single and multiple ). It makes the assumption that a 
considered to be the most comm
target fault model used through
 
In addition to the stuck-at fault model, there are other fault models which include 
stuck-at-open, transition delay, path delay, and bridging fault models [9, 10]. 
 
A commonly used metric to represent the percentage of faults detected using a fault 
model is the fault coverage (FC). The FC can be represented as in equation (1.1) 
 
                                                            
TF
DFFC =                                                      (1.1) 
here DF represents the number of detected faults, TF represents the total number of 
faults in the CUT. However, most CUTs contain redundant faults (RF) that are not 
ence another way 
W
detectable due to the presence of redundant hardware in the circuit, h
to represent the effective fault coverage (EFC) is given by equation (1.2) 
 
                                                        
RFTF
DFEFC −=                                                (1.2) 
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1.5 Fault Simulation 
tor (ATPG) 
cated to generating test sets for 
binational circuits, or scan-based sequential circuits where all of the state 
ost of the faults are detected in this 
hase. In the deterministic phase, the ATPG generates test vectors for specific faults 
(that are hard to detect by pseudorandom means) and normally uses algorithms such 
In order to determine the fault coverage for a specified set of test vectors applied to a 
CUT, fault simulation is carried out. For each fault expected in the CUT (excluding 
redundant faults), the output produced when a test vector is applied to a faulty circuit 
differs from the output produced in a fault-free circuit. Thus, fault simulation 
produces a list of detected faults for each test vector. There are many fault simulators 
that can be used for this purpose, some commercial and others academic. The fault 
simulator that is predominantly used within this thesis is an academic tool called 
FSIM [11] which is based on parallel pattern single fault propagation for stuck-at 
faults defects. 
 
1.6 Automatic Test Pattern Genera
The automatic test pattern generator (ATPG) is software dedicated to the generation 
of test vectors that are used to detect the modelled faults in a CUT. Since in many 
cases the generated vectors do not achieve 100% fault coverage, the ATPG gives 
statistics about the FC achieved, the percentage of redundant faults, and the aborted 
faults (which will therefore not be detected) for these test vectors. 
 
ATPG tools can be divided into two types: combinational ATPG and sequential 
ATPG. The combinational ATPG is dedi
com
elements can be accessed directly through the scan-chain. This ATPG, if it is well-
designed, can generate test vectors that achieve high fault coverage. Most of the 
combinational ATPGs depends on random and deterministic phases in the generation 
of test vectors [1, 3]. In the random phase, the ATPG applies pseudo-random vectors 
to inputs of the CUT and then performs fault simulation to check the fault coverage 
and the faults remaining undetected. Normally, m
p
as the path sensitisation method for this purpose.  
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The sequential ATPG, which is dedicated to the generation of test vectors for 
sequential circuits, is more complicated as a result of the timing signals and memory 
elements present in the circuit. In general, two test vectors are needed to test a fault 
(or group of faults). The first test vector is used to initialise the memory elements to a 
specified state, and then the next is used to detect the presence of the fault(s). One of 
the aims of design for testability techniques is to reduce the complexity of test 
generation for sequential circuits. One common technique to achieve this is to change 
the sequential circuit to a scan-based circuit. 
erate test vectors for stuck-at faults in 
combinational and scan-based sequential circuits. 
 
.7 Test Vector Generation in Scan-Based Circuits 
ut is connected with an external input to feed the scan-chain with patterns, 
output is connected to a signature analyser to check the response. 
In the multiple scan-chains, the flip-flops are divided into groups; each group forms 
its own scan-chain. 
 
When the LFSR is used to generate test patterns for full scan-chain sequential circuits, 
one of its flip-flop outputs is connected with the scan-chain input. In this case the 
LFSR will be considered as a one-dimensional TPG. The main problem of this 
configuration is the long time needed to scan-in a test vector which is equivalent to 
the number of flip-flops in the scan-chain. 
 
The aim of this thesis is to reduce the test power in combinational circuits and scan-
based sequential circuits where a scan-path is present and memory elements are 
accessible through this path. Thus, a combinational ATPG was used through this 
thesis. The ATPG that is mostly used in this thesis is an academic tool called 
ATALANTA [12] which is used to gen
1
Internal scan design is one of the most efficient design-for-testability techniques to 
increase controllability and observability in sequential circuits. In scan design, the D 
flip-flops in the circuit are modified as in Fig. 1.5(a) to act as a scan D flip-flop. A 
group of scan D flip-flops are connected in such a way that in addition to their normal 
operation in normal mode, in test mode each flip-flop output is connected with the 
input of the successive one to form a full scan-chain as shown in Fig. 1.5(b). The first 
flip-flop inp
and the last flip-flop 
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Fig.  1.5    (a) Scan D flip-flop   (b) Scan-chain connection  
 
nning of test vectors (i.e. reducing test application time), In order to speed-up the sca
the flip flops in the circuit can be divided into groups, and each group forms a 
separate scan-chain. This approach is called multiple scan-chains. In this case a two-
dimensional TPG should be used to scan-in test vectors in the multiple scan-chains in 
parallel. The LFSR can be used for this purpose, where different flip-flops outputs can 
be connected with the different scan-chain inputs and the outputs of the scan-chains 
are connected with a multiple input signature register (MISR) as shown in Fig. 1.6 
[13].  
 
 
Fig.  1.6    Multiple scan-chain design with the LFSR as a two-dimensional TPG. 
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1.8 Phase Shifters 
In the case of multiple scan-chains with the LFSR as a two-dimensional TPG as 
shown in Fig. 1.6, the fault coverage in such an environment is often unsatisfactory 
due to structural dependencies introduced by the test generator [7, 8]. Furthermore, if 
the scan-chains are fed directly from adjacent cells of the LFSR, then this will cause 
the neighbouring scan-chains to contain test patterns which are exactly the same with 
ectors seen by the CUT will no longer be 
ork of XOR gates as shown in Fig. 1.7. The 
s the structural dependencies and generates test 
one clock shift. Thus, the test v
pseudorandom patterns, which can adversely affect the fault coverage. In order to 
overcome this problem, while still using a short LFSR to feed many scan-chains in the 
CUT, extra logic is inserted between the LFSR and the scan inputs of the scan-chains. 
This logic is called a phase shifter [14].  
 
A typical phase shifter consists of a netw
presence of the XOR gates break
sequences with the desired separation. 
 
 
Fig.  1.7     Multiple scan-chains with the presence of phase shifter to remove correlation. 
 
1.9 Power Dissipation in Digital VLSI Circuits 
With the development of portable devices and wireless communication systems, 
e an important issue. Minimising power dissipation in 
VLSI circuits increases  the circuit [15, 16]. In 
general, the power dissipation of complementary metal oxide semiconductors 
design for low power has becom
battery lifetime and the reliability of
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(CMOS) circuits can be divided into two main categories: static power and dynamic 
power [16]. 
 
Static power is the power dissipated by a gate when it is inactive, i.e. when it is not 
on of static power is caused by the reduced threshold 
voltage used in modern CMOS technology that prevents the gate from completely 
turning off, thus causing source to drain leakage. All the components of static power 
dissipation have a minor contribution to the total power dissipation, and can be 
minimised for well-designed circuits. 
 
On the other hand, dynamic power dissipation, which is the dominant source of power 
dissipation in CMOS circuits, occurs while the circuit is switching [15]. The circuit is 
active when the applied voltage to an input of a cell changes, resulting in a logic 
or level. Hence, 
 consumed over a given time T can be expressed as given by 
equation (1.3) [17] 
T
                 (1.3) 
pul
cha 7] 
    
whi
switching. A significant fracti
transition in one or more of the outputs of the circuit at the transist
charging/discharging of the load capacitances of transistors is the main source of 
dynamic power dissipation. 
 
The energy that is
                                                      ∫∫ = DDdtVtidttP
00
)()(                    
T
 
where P(t) is the instantaneous power, VDD is the supply voltage and i(t) is the current 
drawn from the voltage source. As the dynamic power is predominantly caused by the 
current required for charging/discharging the load capacitance through the pull-up and 
l down networks as shown in Fig. 1.8, the energy consumed from the source for 
rging the output from 0 to 1 is given by equation (1.4) [1
 
                        ∫∫ ===→ DD
V
DDiiDD
T
DD VCdVCVdttiVE
0
2
0
10 )(                     (1.4) 
 
where Ci is the load capacitance. Only half of this energy is stored in the capacitor, 
le the other half is converted into heat [17, 18]. In the same manner, when the 
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output switches from 1 to 0 the capacitor discharges through the pull down network 
 the same amount of energy is dissipated as a heat. and
 
PMOS
pull-up
network
NMOS
pull-up
rknetwo
Load
Capacitance
outputsinputs
VDD
Charging
0 -> 1
dischar
1
ging
 -> 0
 
ed in 
 effect on the battery lifetime in portable devices. 
 Average Power: equals the total energy consumed during test divided by the test 
Fig.  1.8 Dynamic power dissipation in CMOS circuits [17]. 
 
Therefore, the rate at which the outputs change their value determines the average 
dynamic power dissipation. This is mainly dependant on the circuit activity, which 
can be particularly problematic during test for reasons that will be explain
section 1.13. 
 
1.10 Terminology Relating to Energy and Power 
This section defines some terms related to power consumption measures in low power 
testing (as defined in [19, 20]). These terms are used throughout this thesis: 
 
• Energy: represents the total switching activity generated during the application of 
the complete test sequence. The increase of energy consumption during test has a 
direct
•
time in order to represent the average rate of energy consumption. If the average 
power is high this will cause a temperature increase in the CUT. 
• Instantaneous Power: corresponds to the power consumed at any given instant 
during testing. This normally happens after applying a rising (or falling) edge of 
the system clock. 
• Peak Power: corresponds to the highest value of instantaneous power measured 
during testing. The peak power generally determines the thermal and electrical 
limits of the circuit and the system package requirements. 
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1.11 WSA and WT Modelling 
The energy dissipated at node i per switching event is given by equation (1.5) [19] 
 
                                                   Ed =  ½×Ci×V2DD                                                   (1.5) 
 
where Ci is the load capacitance and VDD is the supply voltage. Thus, the total energy 
consumed in a period T is given by equation (1.6) [19] 
 
                                                ET = ½×Ci×V2DD×Si                                                 (1.6) 
 
where Si is the total number of switching events at node i for the period T [19]. 
Capacitance Ci is assumed to be proportional to the fan-out Fi of node i [21]. Thus an 
n be given by equation (1.7). 
d by a CUT after applying all required test vectors is the summation of WSA 
r each node for each applied test vector. Thus, Etotal equals ½×co×V2DD×WSAtotal and 
00, where b5 is 
anned into the scan-chain first, then vector V1 (which has one transition between b2 
estimate of consumed energy Ei at node i ca
 
                                                Ei = ½ × co × Fi × V2DD × Si                                    (1.7) 
 
where co is the output load capacitance for a fan-out of one. In equation (1.7) co and 
VDD are constants for all nodes in the circuit, while Fi and Si vary between nodes. The 
product “Si×Fi” is named the weighted switching activity (WSA) of node i and is 
used as a metric for the energy consumption at that node [22]. Finally, the total WSA 
produce
fo
the average power equals Etotal/Tcycles, where Tcycles is the time needed to apply the test 
vectors. 
 
Alternatively, in scan-based testing, a good way to estimate the power dissipated 
during scan-in of test vectors or scan-out of captured responses is the weighted 
transition (WT) metric [23]. The weighted transition metric states that the power 
consumed in scan-based testing depends not only on the number of transitions in the 
scanned-in vector (or scanned out response), but also on the positions of the 
transitions. For example, for a test vector V1 = b1b2b3b4b5 = 100
sc
and b1) will cause one transition in a scan-chain of length 5 (assuming that the scan-
chain initial value is 00000). By contrast, V2 = 00001 (which has one transition 
between b5 and b4) will cause 4 transitions in the scan-chain. The WT calculation is 
given by equation (1.8) [23] 
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                       WT=∑ [(Size of Scan-Chain) – (Position of Transition)]                 (1.8) 
 
It is important to note that the position of a transition in equation (1.8) is counted from 
right to left in scanned-in vectors, and from left to right in the scanned-out response 
the response is R1 = b  = 10000, then the transition is in position 1, hence 
WT =
OS circuits is proportional to the average power consumption [21, 26, 
per
hig
circ hich can lead to reliability problems [16, 30].  
On
flow
noi
operation of circuit gates causing some good dies to fail the test. Also, high power can 
red
noi
(e.g. in V1 = b1b2b3b4b5 = 10000, the transition is in position 4, hence WT = 1. But if 
1b2b3b4b5
 4). 
1.12 Average and Peak Power 
The power consumption in VLSI circuits can be analysed from two different 
perspectives: average power and peak power. The average power consumption is used 
to refer to the average power consumed in the circuit during its period of operation or 
during a large number of clock cycles. The instantaneous power consumption refers to 
the power consumed in an instant of time after a rising (or falling) edge of clock. The 
maximum instantaneous power during the whole period of operation is called the peak 
power. 
 
Excessive average and peak power consumption during test can lead to many serious 
problems [24, 25]. High average power consumption (which means high power 
consumption sustained for long period of time) will shorten the battery lifetime in 
portable devices.  Also, the high temperature during test and the heat dissipation 
produced in CM
27]; hence a circuit may malfunction if the temperature is too high or it can be 
manently damaged as a result of excessive heat dissipation [28, 29].  Furthermore, 
h average power consumption speeds-up electro-migration and increases the 
uit temperature, w
 
 the other hand, a high value of peak power also cause a high rate of current 
ing in the power and ground lines leading to excessive noise in these lines. This 
se can erroneously change the logic state of circuit lines leading to incorrect 
lead to a drop in power supply voltage, called voltage drop or IR drop. IR drop 
uces noise margins of cells and increases the probability of failure due to crosstalk 
se [31]. 
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1.13 Motivation for Low Power consumption and High Fault 
Coverage Testing 
recent years, with the fast growth of personal mobile communication and portable 
puting systems, design for low power has become one of the greatest challenges 
igh performance VLSI design. As a consequence, many techniques have been 
 In 
com
in h
introduced to minimise the power consumption of new VLSI systems. However, most 
f these methods focus on the power consumption during normal mode operation 
e CUT during test [24, 29, 32-34]. 
pplication time. Thus, the 
node switching activity in the CUT in test mode is much higher than normal 
operation mode. 
blocks, then it is likely 
er 
dissipation during testing. 
 The correlation between the successive functional input vectors during normal 
the inputs to most modules change relatively slowly, hence, successive inputs are 
o
(functional operation), whilst test mode operation has not normally been a 
predominant concern. However, it has been found that the power consumed during 
test mode operation is often much higher than normal mode operation because of the 
high switching activity in the nodes of th
 
The main motivation for considering low power testing is that a circuit consumes 
much more power during test than during normal mode operation. In [24] it has been 
shown that the power consumed in test mode can be more than twice the power 
consumed in normal mode. The main reasons for this increase in test power [19, 20] 
are as follows: 
• Modern ATPG tools tend to generate test patterns with a high toggle rate in order 
to reduce pattern count which leads to a shorter test a
• In normal operation mode, if the system contains several 
that only one or few of the blocks will be active at the same time, hence reducing 
the power consumption. By contrast, in test mode parallel testing is often used to 
reduce test application time. This parallelism inevitably increases pow
• The design for testability circuitry inserted in the circuit will probably be idle 
during normal mode but may be used intensively during test mode, hence 
increasing the power consumption. 
•
operation is considered to be high compared with the correlation of test vectors in 
the test mode. For example, in the circuits that process digital and video signals, 
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highly correlated. However, for the test vectors generated by a TPG such as 
LFSR, there is no definite correlation; this will increase the switching activity in 
the circuit. 
 
As the excessive switching activity causes many problems (as mentioned in section 
.12), low power testing has become a very important issue to be considered in order 
n the other hand, in order to make the test cost acceptable, the test should run for a 
est cost, but also will increase the total energy 
onsumed during test, hence decreasing the battery lifetime. Thus, it is important to 
ed 
st length and with an acceptable hardware area overhead. 
is Organisation and Contribution 
his thesis presents new techniques for low power testing of combinational and scan-
ased sequential circuits. Also it presents a new technique to achieve high fault 
overage in scan-based sequential circuits with an acceptable test application time. 
hapter 2 of this dissertation summarises the literature on previous work on low 
ower testing and high fault coverage. Also, it summarises – in greater detail than this 
hapter – the contribution of this thesis. 
hapter 3 introduces a new technique for low power testing of combinational circuits. 
he technique presented is based on some new observations about the output 
quences of a conventional LFSR. It modifies the conventional LFSR by using a 
mple bit swapping technique. In chapter 4, the technique presented in chapter 3 is 
xtended and applied to scan-based sequential circuits. In chapter 5, the proposed 
1
to avoid reliability problems and manufacturing yield loss due to high power 
dissipation during test in VLSI circuits. 
 
O
short period of time. However, with conventional TPGs, running a test for a short 
period of time will lead to loss of fault coverage. Furthermore, running the test for a 
longer time, will not only increase the t
c
develop techniques that significantly improve the fault coverage within a restrict
te
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design is generalised from a two-bit swapping technique to a rotational technique for 
 group of bits. 
 new technique for implementing a cell ordering algorithm is presented in chapter 6. 
he algorithm aims to reduce both average and peak power in scan-based circuits 
through a two-phase scan-chain ordering algorithm.  
Chapter 7 presents a new te ult coverage in scan based 
ore than one cell of 
e scan-chain. 
a
 
A
T
 
chnique for attaining high fa
sequential circuits. The proposed technique is based on using m
the LFSR to feed the sam
 
Finally, the conclusions and suggestions for future work are presented in chapter 8. 
 
The algorithms presented in chapters 3 to 8 have resulted in original work published 
in [35-38]. In addition to that, another two papers are under preparation for 
submission. 
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2 Previous Work  
ith the development of wireless communication technology and high-performance 
w power has become a major objective in 
 design. Power dissipation is not only a critical parameter in the design 
anufacturing test and power-on test, as the system may 
consume much m
28, 29, 32-34]. Thus, low power test of digital VLSI systems has become a major 
issue of research in recent years. One direct technique to reduce power consumption 
operating frequency [39, 40]. This solution needs 
This technique, although it reduces the power 
consumption, increases test application time because it reduces test concurrency. 
 
 
 
The organization of this chapter is almost similar to a previously published survey 
about the techniques of low power testing [20]. This chapters approximately uses the 
same way of categorizing the published techniques but with more references than 
[20]. Also this chapter concentrates more on the previous techniques fall in the same 
category as the techniques proposed on this thesis in order to provide comparison with 
them in the next chapters. 
 
W
portable computing devices, design for lo
system
procedure, but also during m
ore power during test than during normal (functional) operation [24, 
during test is testing with a reduced 
no extra hardware. However, although it reduces the average power, it has no effect in 
reducing the energy since the test time will increase. Also this technique cannot 
reduce the peak power. Furthermore, timing faults may not be detected using this 
technique. Another direct technique is by partitioning the CUT into blocks with 
appropriate test planning [39]. 
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 This chapter presents a short survey of the techniques used in previous work in the 
field of low power testing of digital VLSI circuits (section 2.1). Then it briefly 
describes some techniques that exist in the literature in order to attain high fault 
coverage with short test application time (section 2.2). Finally, section 2.3 
summarises the new techniques presented in this thesis for low power testing and high 
fault-coverage, and their contributions to the field of digital VLSI testing. 
 
2.1 Previous Work in Low Power Testing 
Several techniques have been proposed to reduce power consumption during test. 
These techniques can be categorised according to their method of application, such as 
external testing techniques or BIST techniques (test-per-clock techniques and test-per-
 they can be categorised according to their purpose, such as 
average power reduction techniques, and peak power reduction techniques (scan peak 
power and capture peak power in scan testing). Finally, they can be categorised 
according to the general idea and algorithm on which these techniques are based as 
will be done in the following subsections where many of the fundamental algorithms 
for low power techniques will be briefly described. Fig. 2.1 shows a taxonomy 
diagram that summarises hed low power testing 
chniques. 
scan techniques). Also
 the categories of the publis
te
  inside the 
scan-chain for scan-based BIST.  
 
 
 
Fig  2.1 Taxonomy of the techniques used for low power testing. 
 
2.1.1 Low Transition TPGs  
One common technique to reduce test power consumption is the design of low 
transition TPGs [26, 41-50]. Most of these techniques modify the design of the LFSR 
(or other forms of TPGs such as cellular automata) in such a way as to reduce the 
transitions in the primary inputs of the CUT for test-per-clock BIST or
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An example of the low transition TPG for test-per-clock schemes is the approach 
presented in [26]. This approach, called D
the use of two LFSRs wo rmal speed LFSR and a 
ow LFSR, see Fig. 2.2). The average power can be reduced by connecting the slow 
e high transition densities in the CUT. The 
 to the normal speed LFSR. The main 
ual-Speed LFSR (DS-LFSR), is based on 
rking at two different speeds (a no
sl
LFSR with the CUT inputs that caus
remaining, inputs of the CUT are connected
drawbacks of this technique is that it is applicable only for test-per-clock BIST, and it 
needs a long sequence of test vectors to get an acceptable fault coverage. The 
approach presented in [46] is mostly similar to one presented in [26] but the power 
dissipation is reduced not only in the CUT but also in the clock tree feeding the CUT. 
The method presented in [47] uses weighted random TPG to reduce power 
consumption while keeping high fault coverage. This is done by inserting extra logic 
between the LFSR and the CUT. 
 
 
Fig.  2.2    DS-LFSR proposed in [26] 
 
On the other hand, a TPG for low power consumption in scan-based BIST (test-per-
scan BIST) is presented in [42]. The proposed design, called low transition random 
test pattern generator (LT-RTPG), is composed from an LFSR, a k-input AND gate, 
and a toggle flip-flop T-FF (see Fig 2.3). Some cells of the LFSR are connected with 
the inputs of the k-input AND gate, the output of the AND gate is connected with the 
input of the T-FF, and the output of the T-FF is connected with the scan-chain input 
Sin). Since the output of the AND gate (input of the T-FF) is 0 in most of the cases, 
ost of the clock cycles, and hence, neighbouring 
s the transition probability in the 
CUT will decrease. The main drawback of this system is that it reduces the average 
(
the T-FF output will not toggle in m
cells will have the same value in most cases. Thu
power while scanning-in a test vector not while scanning out the captured response. 
Also, in order to get a high fault-coverage, a long test sequence is needed. 
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Fig.  2.3 LT-RTPG as proposed in [42] 
 
2.1.2 Test Vectors Reordering 
The test vectors reordering techniques aim to reduce the switching activity by 
modifying the order in which the tester applies the test vectors to the CUT. Normally 
ese techniques can be used in external testing and deterministic BIST. In general, if 
ause a total number of transitions in the primary 
puts of the CUT equal to 10. By contrast, if these vectors are applied in the order 
V1, V3, V2, and V4 then they will cause a total number of transitions in CUT’s 
primary input equal to 6. Reducing the number of transitions in the primary inputs 
will reduce the overall switching activity in the CUT. This example is for illustration 
only, since in real cases more complex and advanced algorithms are proposed to order 
the test vectors to reach the optimal case of power reduction. 
 
 
th
the number of transitions between two consecutive vectors is reduced (i.e. the 
Hamming distance between two consecutive vectors is minimum), then the WSA will 
be reduced in the whole CUT [51]. The techniques presented in [51-57] aim to reorder 
the test vectors in such a way to reduce the number of transitions between the 
consecutive vectors before applying them to the CUT’s primary inputs.  
 
As a simple example to show how test vector ordering can reduce the number of 
transitions in the CUT, assume that we have a deterministic test patterns to test a CUT 
with 4 primary inputs in a test-per-clock scheme. These vectors are V1 = 0000, V2 = 
1111, V3 = 0101, and V4 = 1010. If these vectors are applied to the CUT in the order 
V1, V2, V3, and V4, then they will c
in
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2.1.3 Scan Cells Reordering Techniques 
Another category of techniques used to reduce the power consumption in scan-based 
BIST is the use of scan-chain cells ordering techniques [57-66]. Changing the order of 
the scan cells in each scan-chain can reduce the switching activity, and hence power 
dissipation, in scan designs. In the case of a deterministic set of test patterns, the best 
order of cells is the one that gives the best compromise between reducing the 
transitions in the scan cells both while scanning in test patterns and while scanning 
out captured responses. Scan-chain ordering is one of the most popular algorithms to 
reduce the power consumption in scan-based BIST because it has many advantages. 
or example, it does not require additional hardware, it has no effect on fault coverage 
w is low [20]. However, its main 
drawback is routing congestion problems during scan routing. Also, most of the 
 
at scanning in this vector produces 6 transitions in the scan-
cha  
will be
instead of 6 as shown in Fig. 2.4(b). 
  
F
or test application time, and its impact on design flo
techniques of scan-chain ordering aim to reduce the average power consumption 
during scanning in of test vectors and scanning out of captured responses by arranging 
the scan cells which cause more internal circuit transitions to the positions with low 
transition weights in the scan chain. 
 
As a simple example to demonstrate how cell ordering algorithms reduce the number 
of transitions in the scan-chain, assume that there is a scan-chain with 3 flip-flops: A, 
B, and C with initial values of “000” as shown in Fig. 2.4. Assume that the 
deterministic test vector 101 is to be scanned into the scan chain (i.e. ABC = 101). 
Fig. 2.4(a) shows the scan shift with each clock. Since there are 3 flip-flops then 3 
clock cycles are needed to scan in the test vector. The arrows in Fig. 2.4 indicate that
a transition has occurred in a particular cell in between two adjacent clock cycles. In 
Fig. 2.4(a) it is clear th
in. Fig. 2.4(b) shows the scan-chain with the new order ACB (i.e. the test pattern 
 ACB = 110), this will reduce the number of transitions in the scan-chain to 2 
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 Fig.  2.4 Effect of cell ordering in the number of transitions. (a) Original order and (b) Cells after 
 
the power consumption while scanning 
 a test vector, a power-aware X-filling technique is used to properly assign logic 
reordering 
 
Although these algorithms mainly aim to reduce average power consumption, they 
can reduce the peak power that may occur in the CUT during the scanning cycles, but 
not the capture power that may result during the test cycle (i.e. between launch and 
capture). However, some of the ordering algorithms aim to order the scan-chain cells 
in order to minimise the peak power that may arise during the test cycle (capture 
power) [64]. But these algorithms for reducing capture power are orthogonal with the 
algorithms that aim to reduce the scan power. None of the techniques in the surveyed 
literature tried to find a compromise between these algorithms or to merge the two 
techniques together in order to minimise the overall peak power. 
2.1.4 X-Filling Techniques of Test Cubes 
Test cubes are test vectors where the values of some bits are left unspecified as X’s 
(don’t care bits); for example 1X00X1 is a test cube. In scan-based BIST, a test vector 
that detects many targeted faults may contain many don’t care bits (X). In 
conventional scan ATPG, each X bit is filled with a 0 or 1 randomly since this will 
not affect the fault coverage. In fact, the number of X bits in each test cube is 
typically high [17, 67, 68]. In order to reduce 
in
values to X-bits in a test cube. The main aim of such techniques is to assign a value to 
the X bits in the test cube so that the number of the transitions in the scan cells is 
minimised, hence reducing the transitions in the scan-cells, which leads to a reduction 
in the overall switching activity in the CUT during shift cycles [69-73]. The non-
random X-filling techniques can be divided into 3 approaches in order to reduce shift 
power: 
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• Minimum transition filling technique (MT-filling), also called adjacent filling, 
where the most recent non-X bit is used to fill successive X values until a non-
en a test vector and its response [74-78] . 
.1.6 Shift Control Techniques 
X bit is reached. 
• 0-Filling. Set 0 to all X-bits. 
• 1-Filling. Set 1 to all X-bits. 
 
As a simple example, Consider the test cube [0XX1X0X1XX1X0X]. By applying the 
above filling techniques the resulting vectors and the number of transitions will be 
• MT-Filling: 00011001111100 (4 transitions) 
• 0-Filling:     00010001001000 (6 transitions) 
• 1-Filling:     01111011111101 (5 transitions) 
 
There are also a few X-filling techniques that aim to reduce the capture peak power 
by minimising the distance betwe
 
2.1.5 Vector Filtering Techniques 
The test vectors that are generated by TPGs such as LFSRs are pseudorandom 
vectors. The fault detection capability of these vectors quickly reaches diminishing 
returns. Hence, after running a sequence of test vectors and detecting many faults, 
then only a few of the subsequent test vectors can still detect new faults. The vectors 
that do not detect new faults, but do consume power when applied to the CUT, can be 
filtered or inhibited from being applied to the CUT [22, 79-81]. These algorithms, in 
general, use extra logic (e.g. decoder circuitry). Using prior knowledge of the 
sequences of test vectors generated by TPGs such as the LFSR, they can prevent some 
sequences from being transmitted to the CUT by knowing the first and last vectors in 
this sequence. Thus they reduce the power consumption in the CUT. 
 
2
In scan-based BIST, during scan shifting of test vectors, the combinational part of the 
CUT will have many transitions although the test vector is not yet applied. There are 
many techniques that try to eliminate the switching activity in the combinational part 
of the CUT during scan shifting cycles [28, 82-84]. This can be achieved by 
identifying a test vector, called input control or shift control, which is applied to the 
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CUT’s primary inputs during scan, thereby minimising or eliminating switching 
activity in the combinational part of the CUT. 
 
As a simple example, consider the case of a 2-input AND gate in the CUT, with one 
of its inputs directly accessible through a primary input, and the second input coming 
om the output of D flip-flop in the scan chain. If the primary input is set to logic 0, 
t between the best and worst seeds is 
gnificant). On the other hand, WSA count is almost independent of the primitive 
polynomial selection for the LFSR [85, 86]. Hence, it is more critical to select the best 
olynomial. Furthermore, since the 
 reduce the test data volume, compacting techniques 
re introduced to merge several test cubes. However, compacting test vectors greatly 
wn that 
y carefully merging the test cubes in a specific manner, the number of transitions in 
the scan-chain can be minimised. Thus, a greedy heuristic procedure was used to 
fr
then the scanning of a test vector will not affect the output of this gate; the output of 
the AND gate is an input to other parts of the CUT, and hence, a reduction to the 
switching activity in the CUT is achieved. 
 
2.1.7 Selection of LFSR Parameters 
Some parameters of the LFSR may affect the power consumption of the CUT, namely 
the seed and the characteristic polynomial of the LFSR. In [85] it is found that the 
WSA obtained for a given primitive polynomial of the LFSR strongly depends on the 
seed (the difference in the WSA coun
si
seed than to select the best characteristic p
characteristic polynomial is not critical regarding the power consumption in the CUT, 
it is recommended in [86] to use the LFSR that needs the minimum number of XOR 
gates in its feedback since this will reduce area overhead and reduce the power 
consumption in the LFSR itself. 
 
2.1.8 Low Power Test Vector Compaction 
In scan-based circuits, in order to
a
increases the power dissipation (it could be several times higher). Thus, low power 
test vector compaction techniques have been introduced to minimise the number of 
test cubes generated by the ATPG tool by merging test cubes that are compatibles in 
all bit positions under a power constraint [23, 87, 88]. In [23], it has been sho
b
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merge test cubes in a way that minimises the number of transitions. Significant 
UT one by one, which is time-consuming. Instead, 
erging test cubes together is a good way to reduce test data and test application time. 
Thus, C1 can be merged with C2; since they are compatibles in all bit positions, they 
 
1, C2, and C3, the test cubes C2 and 
 are compatible with each other (they have no conflict in any bit position). Thus 
1
5 5 ption compared 
paction. 
ption in the clock tree feeding the circuit. This problem has been addressed in 
[40], where separate clock trees are used for each scan segment. The scan segments 
reductions in average and peak power consumption can be obtained by using this 
approach. 
 
As a simple example to demonstrate how compaction can significantly affect the 
power consumption, assume that there are three test cubes in a system: C1 = 0X0X0X, 
C2 = X1X1X1, and C3 = 0XXX11. By using the MT-filling technique described 
previously in section 2.1.4, the number of transitions in C1 is 0 (no transitions), in C2 
is 0, and in C3 is 1. However, using this method, all the test vectors after MT-filling 
must be applied to the scan-based C
m
will produce the test cube C4 = 010101. However, C4 cannot be merged with C3 since
they are not compatible.  
 
Now only two test vectors need to be applied to the CUT: C3 and C4. This is good 
from the point of view of test application time. However, C4 has 5 transitions which 
significantly increases the average and peak power in the CUT, so this merging of C1 
and C2 is risky from the point of view of power reduction, and is not recommended. 
On the other hand, from the original test cubes: C
C3
they can be merged together to produce test cube C5 = 01X111. However C5 cannot 
be merged with C1 since they are not compatible. So, we still have 2 test cubes (C  
and C ); C  has one transition which is good regarding power consum
with the previous scenario of com
 
 
2.1.9  Scan Architecture Modification 
This technique involves modifying the scan architecture by inserting new elements 
and partitioning the scan-chain into segments. In [89] the scan-chain is partitioned 
into N segments where only one segment is active at a time. This technique reduces 
the average power consumption in the CUT, but it will not affect the power 
consum
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will be enabled by using the gated clock trees instead of scan enable signals as was 
used in the previous technique.   
 
A similar approach can be used to reduce both peak and average power consumption 
as described in [90] where mutually exclusive scan segment activation signals are 
used in the scan architecture to get high reductions in peak power consumption. Other 
techniques based on scan architecture modifications are described in [91-96]. 
 
2.1.10  Scan Clock Splitting 
n the scan-chain. The use of such a system reduces the average 
nd peak power consumption without increasing test time. Another technique that 
 Test Data Compression Techniques 
Considering together the problems of test data compression and low power test is very 
s more time to be applied to the CUT, 
 techniques. 
This technique modifies the scan clock in order to reduce the power consumption 
during scan testing [97-99]. In [97] a technique based on scan clock splitting is 
presented. It involves reducing the operating frequency of the scan cells during scan 
shifting without modifying the total test time. In this technique, two clocks have been 
used; each of them is at half the frequency of the system clock, and is used to activate 
half of the scan cells i
a
uses a staggered clock scheme to reduce the peak power consumption during scan 
testing is presented in [98]. 
 
2.1.11  LFSR Reseeding and
important. A long sequence of test vectors need
which also means high energy consumption since the total energy is a function of 
time. Hence, compression of test data leads to reduction to the total energy. 
Furthermore, using clever techniques for the compression will also reduce the average 
and peak power consumption. 
 
The low power test data compression techniques can be divided into three main 
categories [100]: coding-based techniques, linear-decompression-based techniques 
(LFSR reseeding techniques) and broadcast-scan-based
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Examples of coding-based techniques of low power test data compression can be 
ompression are 
onsidered to be an efficient approach to compression since only 1% to 5% of the bits 
in a test vector are considered to be specified (all remaining bits are don’t care). The 
g 
seeds  that is expanded to a test vector by 
running the LFSR. Given a deterministic test cube and characteristic polynomial of 
inally, the broadcast-scan-based-schemes of low power test data compression are 
bas
egments, thus allowing the same data to be loaded into all 
com ents [109, 110] . 
2.1.12 Low Power ATPG
M ATPGs have been order to reduce the power consumption 
while still achieving the main objectives of classical ATPGs such as fault coverage 
found in [101-105]. In [101], the test cubes generated by ATPG are encoded using 
Golomb codes which are developed from run-length codes. All don’t care (X) bits are 
mapped to 0 and the Golomb code is used to encode runs of 0s. This technique is 
efficient to compress the runs of 0s but inefficient to encode the runs of 1s and the test 
storage may increase if there are many runs of 1s in the test cubes. The technique 
presented in [102] based on alternating run-length coding overcomes this problem. 
 
On the other hand, LFSR reseeding techniques for test data c
c
basic idea of LFSR reseeding is to generate deterministic test cubes by expandin
. A seed is an initial state of the LFSR
the LFSR, the seed can be computed by solving a set of linear equations. The main 
advantage of this is that the seed is normally much shorter than the test cube [106].    
 
In [107] a method that uses dual LFSR reseeding technique is used to reduce total 
power by masking some bits in the test vector by using AND and OR gates, thus 
reducing the transition probability. However, the method needs a hardware area 
overhead and increases test storage since there are two LFSRs used in the technique. 
In [108] the authors present a scheme that uses a LFSR reseeding technique to reduce 
the number of transitions in the scan-chain with an acceptable area overhead and good 
test power reduction. 
 
F
ed on broadcasting the same value to multiple scan chains when the scan chain is 
split into multiple s
patible segm
 
any new 
 Algorithms 
 proposed in 
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an gth [111-114]. For p f 
the path oriented decision m king (PODEM) e ignment 
of don’t care bits minimises the number of transitions at th  
Th thm s
[113] is dedicated to reducing the capture power during scan testing by generating test 
l r w
 
2 ing T
Each technique of low powe  prev e 
ad  an
clock circuits, test-per-scan-circuits, or both of them
te i
te or  te  on this thesis – 
are circuit dependent (i.e. while a technique can significantly reduce the power 
c  i r ano t is 
investigated in the experimental results of each proposed technique). 
 
g for High Fault Coverage with Short Test Time 
est 
Testing for high fault coverage has a direct and important relationship with low 
energy testing; the conventional approach to er ity 
of t em, the test should r coverage is ormally 
eeds very long sequence of test vectors for most circuits. Hence, a long time is 
d test len example, in [111] the authors 
 algorithm wh
ropose a new version o
re the clever assa
e CUT’s primary input.
is algori  is extended to can-based circuits in [114]. The algorithm described in 
cubes that wil educe the po er in the capture cycle. 
.1.13 Summary of Previous Low Power Test echniques 
r testing described in the
ntages. Also, some of them ar
ious sections has som
e applicable to test-per-vantages d some disadva
. Table 2.1 summarises these 
ges and disadvantages. It is im
ng – including the proposed
chniques w
chniques f
th their advanta
 low power testi
portant to note that the 
chniques
onsumption n one CUT, it may slightly reduce that fo ther CUT. This poin
2.2 Testin
(T Energy Minimisation) 
testing, in ord
un till a high-fault 
to increase the reliabil
achieved. This nhe syst
n
needed. Since the total energy consumed in the CUT during test is a function of time, 
conventional approach to testing, without improvement techniques, consumes high 
energy, which in turn decreases the battery lifetime. The main reason why the 
conventional way of testing requires a long test length is that the fault coverage is 
limited by the presence of random-pattern resistant (RPR) faults when a 
pseudorandom TPG is used. 
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TABLE  2.1 SUMMARY OF THE LOW POWER TESTING TECHNIQUES WITH THEIR ADVANTAGES AND 
DISADVANTAGES 
 
Technique Application Advantages Disadvantages 
Low Transition 
TPGs 
Test-per-Clock and 
Test-per-Scan BIST  
Easy to implement with low hardware 
area overhead 
Need a longer sequence of test 
vectors to get a high fault 
coverage 
Test Vectors 
Reordering 
External Testing 
No extra cost or modification in the 
CUT and can be easily combined with 
other techniques  
For large set of test vectors, the 
CPU time needed to reorder 
vectors is a bit high.  
Scan Cells 
Easy to implement and to be combined 
Reordering 
Test-per-Scan BIST with other techniques. Can reduce the 
power significantly for many circuits 
Routing congestion problems 
during scan routing 
X-Filling Test-per-Scan BIST 
No area overhead is required and don’t 
require any modification to the CUT 
They require more test patterns 
to achieve a target fault 
coverage. 
Vector Filtering 
Test-per-Scan and 
Test-per-Clock 
BIST 
Significant reduction to power and 
energy consumption during test 
Significant area overhead which 
has a negative impact in the 
circuit performance. 
Shift Control 
Techniques 
Test-per-Scan BIST 
Easy to implement and effective in 
reducing the power consumption 
Significant area overhead is 
required, which may degrade 
the circuit performance as well. 
LFSR Parameter Test-per-C
Selection 
lock and 
Test-per-Scan BIST 
 Reduce the power in significant 
amount without incurring a degradation 
Needs huge CPU time to find 
the best parameters (e.g. the 
to fault coverage or area overhead best seed). 
Test Vector 
Compaction 
Test-per-Clock and 
Test-per-Scan BIST 
Efficient in reducing the number of 
transitions without needing a hardware 
area overhead or modification to the 
CUT 
In some cases more test patterns 
are needed to get a target fault 
coverage 
Scan 
Architecture Test-per-Scan BIST 
Reducing the power consumption 
without degrading the fault coverage. 
Hardware area overhead is 
significantly increased 
Modification 
Scan Clock 
Splitting 
Test-per-Scan BIST 
Reducing the power consumption 
without affecting fault coverage. 
It may not work properly with 
other fault models such as path 
delay faults 
LFSR Reseeding 
and 
Compression 
Techniques 
Test-per-Scan BIST 
Efficient in compromising between 
reducing test data and reducing power 
consumption 
Needs a moderate hardware 
area overhead 
Low Power 
ATPG 
External Testing 
Reducing the power consumption 
without affecting fault coverage
hardware area overhead 
Needs more CPU time than 
 and 
conventional ATPG 
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There are many techniques in the literature that suggest solutions to compromise 
between area overhead, fault coverage, and test application time. The first category of 
these techniques uses an LFSR (or other pseudorandom TPG) to detect easily-
app  in a read-only-
m
nee e used 
r 
chnique that can be used to achieve high fault coverage while reducing the size of 
chniques to increase the fault coverage is the weighted random 
PG [134-141]. These techniques normally employ an LFSR and combinational logic 
tect hard faults 
tran
 
poi
the CUT. But adding new points to the CUT will add hardware area and slow the 
detectable faults (most of the faults) with an acceptable test length, and then generates 
an additional number of deterministic test patterns to detect RPR faults. The simplest 
roach for generating deterministic patterns on-chip is to store them
me ory (ROM) The problem with this approach is the expensive cost of the ROM 
ded to store the test patterns. Although there are many techniques that can b
to reduce the size of the ROM, the result is still not so efficient [115-121]. Anothe
te
the ROM is the LFSR reseeding technique. This technique uses the ROM to store the 
seeds that generate the deterministic test patterns instead of storing the patterns 
themselves since the seed is much shorter. The seeds can be computed with linear 
algebra as described in [106] . The main difference between the various reseeding 
methods is in the method used to select, order, and compute seeds so as to reduce the 
size of the ROM and increase the fault coverage [122-133].  
 
Another category of te
T
and use analytical calculations of fault detection probabilities and some heuristics to 
generate test patterns with a non-uniform distribution of 0s and 1s for some inputs.  
Multiple weights are used in these techniques to detect more faults. The main 
drawback of these techniques is the area overhead required for additional logic, and 
that in many version of this technique, the number of test patterns required can still be 
excessively large. 
 
Another category of techniques uses additional logic between the TPG and the CUT 
in order to map some useless test vectors to new vectors that can de
[142-145]. These techniques include algorithms such as bit-flipping and bit-fixing that 
sform a useless pattern to a deterministic one that detects RPR faults.  
Another category of techniques to increase the fault coverage uses the test insertion 
nt method to increase the controllability and observability of the internal nodes in 
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per
the ints to be inserted in order to maximise the fault coverage and minimise the 
umber of test points required. Several approximation techniques for placement of 
he presented techniques can be divided into three main categories. The first category 
om 
PG. The presented design passes many randomness tests and it had been 
formance of the circuit. Thus, it is an important issue to find the best location of 
test po
n
test points have been introduced using either fault simulation or testability measures 
to find the optimal locations of test points [146-148].  
 
2.3  Contribution of the Work Presented in this Thesis 
This thesis presents several new techniques for low power consumption, and also a 
high fault coverage testing technique. These techniques improve many test parameters 
such as 
• reduction of average power consumption in test-per-clock and test-per-scan BIST, 
•  reduction of peak power consumption in scan-based BIST (both during scanning 
in/out of vectors/responses and during the capture cycle too), and  
• reduction of the test application time while achieving high fault coverage in scan-
based BIST (This will also reduce the energy consumption in the system).  
All of these techniques increase the reliability of the system and reduce the test cost. 
 
T
includes the techniques that are based on the design of a low transition TPG for test-
per-clock and test-per-scan BIST. The second category includes the techniques of 
scan-chain cell reordering algorithms that aim to reduce both average power and peak 
power in scan-based BIST. Finally, the last category includes the technique that 
increases fault coverage with a short test application time. This thesis has several 
contributions in theoretical concepts and experimental results in the field of digital 
VLSI circuits testing. 
 
Firstly, chapter 3 presents a new low transition LFSR for test-per-clock BIST. The 
new design is based on a swapping property between every pair of adjacent cells in a 
conventional LFSR. The presented design, called Bit-Swapping LFSR (BS-LFSR), is 
mathematically proved to save 25% of the number of transitions produced by a 
conventional LFSR while still having the same properties to act as a pseudorand
T
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demonstrated that the BS-LFSR has negligible effect on fault coverage. Although the 
presented design (as a standalone design) has moderate results on average power 
savings during test, its main contributions come from two main points 
• Firstly, the BS-LFSR can easily replace the conventional LFSR in many other low 
power techniques in order to achieve superior results in power savings. An 
example of this is presented in the experimental results. 
• The second contribution is in the theory, since the presented design is systematic 
and the new properties are proved to work for any LFSR. This allows further 
investigation into the use of the BS-LFSR in other applications where the LFSR is 
used. 
 
In chapter 4, the algorithm presented in chapter 3 is extended to be used with scan-
based BIST. This gives the BS-LFSR the advantage of being universal as a TPG (i.e. 
can be used to generate test vectors for both test-per-clock and test-per-scan BIST). 
This is in contrast to many low transition TPGs found in the literature, which are 
designed either for test-per-clock BIST applications or test-per-scan BIST. The 
general design for the BS-LFSR for scan-based BIST can also save 25% of the 
transitions that occur in the scan-chain cells. Furthermore, chapter 4 introduces some 
special configurations of the BS-LFSR where the design can save 50% of the 
transition that may occur in the scan-chain. These special cases give the BS-LFSR the 
ability to substantially reduce the average power consumption, and the part of the 
eak power that occurs while scanning in a test vector. Furthermore, as there are p
many techniques for power minimisation proposed for scan-based BIST where the 
conventional LFSR is used as a TPG, many of these techniques are still applicable 
when the conventional LFSR is replaced by the proposed BS-LFSR. This will 
significantly increase the saving in power consumption. 
 
In chapter 5, a new low transition LFSR is introduced for test-per-scan BIST. The 
new design, called Rotational LFSR (RLFSR), is based on a rotational technique 
between a group of cells in a conventional LFSR. The number of cells included in the 
group determines the smoothing degree of the generated test patterns. The more cells 
in the group, the smoother test patterns, but the greater the hardware area overhead. If 
the rotation group contains only two cells, then the RLFSR will be identical to BS-
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LFSR. The chapter then shows how to extend the RLFSR to generate test patterns for 
er the conventional LFSR regarding the 
nee
vectors
correla
a system al LFSR.  
 
In chap resented.  Much of the 
pre
concern
Further
ignores the peak power in the scan shift cycles. Thus, the chapter starts with an 
exp
conclu
relative
CUT, the peak power that may arise from scanning a new test vector should be 
uced, the peak power that arises while scanning out a response should be reduced, 
chapter concentrates on solving these problems jointly, and finding a 
ompromise between them since reducing the peak power of one source and ignoring 
e peak power of the other source will not reduce the overall peak power by a 
ignificant amount. Firstly, the technique uses the BS-LFSR as a TPG; in this way it 
 guaranteed that the peak power that may arise while scanning in a test vector will 
e reduced. Secondly, it uses an existing scan-chain ordering algorithm with some 
odifications in order to eliminate the peak power that may arise while scanning out a 
esponse captured in the scan-chain. Finally, it presents a new scan-chain ordering 
lgorithm that aims to reduce the peak power in the test cycle by reducing the 
Hamming distance between the input test vector and the captured response. 
F l d 
BIST. In most circuits there are faults ct faults or random 
resistant patterns (RPR) faults that by a random TPG till a very 
ng sequence of test vectors has been generated; some circuits need hours or days of 
test-per-clock BIST. It also shows how to use the RLFSR in multiple scan-chain 
BIST, where the RLFSR has an advantage ov
d for phase shifting. In the RLFSR it is shown that the correlation between the 
 in the different chains of a multiple scan-chain CUT is close to 0, whereas the 
tion in a conventional LFSR is 1. Hence, there is no need for a phase-shifter in 
 where the RLFSR is used, whilst it is needed with a convention
ter 6, a two-phase scan-chain ordering algorithm is p
viously existing work that aims to reduce the peak power in scan-based BIST 
s the scan-shift power, while the capture power in the test cycle is ignored. 
more, the previous work that aims to reduce peak power in a capture cycle 
erimental study about the sources of peak power violations in scan-based BIST. It 
des that the peak power violations come from many sources; these sources have 
ly comparable amounts. So in order to substantially reduce peak power in a 
red
and the peak power that may arise in the test cycle (capture power) should be reduced 
as well. The 
c
th
s
is
b
m
r
a
 
inal y, chapter 7 presents a novel technique for high fault coverage in full scan-base
known as hard to dete
can not be detected 
lo
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test time to detect these faults. In conventional scan-based BIST the output of one 
FSR cell is connected with the scan-input (Sin) of a single scan-chain. The novel 
gley, “Bit-Swapping LFSR for Low Power BIST”, 
Electronics Letters, 44(6), March 2008, pp. 401- 403. 
 
Furthermore, another 2 papers are under preparation for a journal and a conference 
 
 
L
technique presented in chapter 7, called Multi-Output LFSR (MO-LFSR), uses more 
than one LFSR cell’s output to feed the Sin of the scan-chain, one every scan cycle. 
By cleverly selecting which cell to feed the Sin at the beginning of a scan cycle, most 
of the hard to detect fault can be detected with a short or moderate test length. Chapter 
7 explains in detail the theoretical background of this technique and many of the 
LFSR properties which make this technique useful.  
 
The work presented in chapters 3 to 7 has produced original work that has been 
published in [35-38]. These publications are: 
1. A.S. Abu-Issa and S.F. Quigley, “Bit-Swapping LFSR and Scan-Chain 
Ordering: A Novel Technique for Peak and Average Power Reduction in 
Scan-Based BIST”, IEEE Transactions on Computer-Aided Design of 
Integrated Circuits and Systems, 28(5), May 2009, pp. 755-759. 
2. A.S. Abu-Issa and S.F. Qui
3. A.S. Abu-Issa and S.F. Quigley, “A Multi-Output Technique for High Fault 
Coverage in Test-per-Scan BIST”, 3rd International Conference on Design and 
Technology of Integrated Circuits and Systems in Nanoscale Era, March 2008, 
pp. 1-6. 
4. A.S. Abu-Issa and S.F. Quigley, “LT-PRPG: Power Minimisation Technique 
for Test-per-Scan BIST”, 3rd International Conference on Design and 
Technology of Integrated Circuits and Systems in Nanoscale Era, March 2008, 
pp. 1-5. 
  
submission.  
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3 BS-LFSR as a Low Transition TPG for Test-per-
Clock BIST 
e the number of transitions 
etween 0 and 1 that occur in the output stream of the LFSR by 25%. The proposed 
ge of 22% during 
st vector application. Another set of experimental results show that significant 
 the new design. Section 3.4 
 
 
 
This chapter presents a new TPG that aims to change the order of consecutive test 
patterns at the outputs of an LFSR in order to reduc
b
TPG, called Bit Swapping LFSR (BS-LFSR), can be used to reduce the average 
power consumed by the CUT in test-per-clock BIST during the application of test 
vectors by reducing the internal switching activity. The BS-LFSR can be implemented 
with a modest hardware overhead and can simply replace the normal LFSR used in 
other low power BIST designs to achieve better results in power saving. Experimental 
results have been obtained on international symposium on circuits and systems 
(ISCAS’85 and ISCAS’89) benchmark circuits [149, 150]. The results show 
reductions of internal node transitions of up-to 28% with an avera
te
reduction in transitions occurs when the BS-LFSR replaces the conventional LFSR in 
another low power test technique. 
 
This chapter is organised as follows: Section 3.1 introduces some new observations 
about the output stream of the LFSR with their proofs and demonstration examples. 
Section 3.2 describes the design and the general appearance of the BS-LFSR. Section 
3.3 discusses the randomness of the outputs produced by
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shows how the BS-LFSR can replace the conventional LFSR in other low power 
niques to get further reductions in average power. Section 3.5 shows the 
erimental results obtained o
tech
exp n the ISCAS’85 and ISCAS’89 benchmark circuits. 
 
3.1 Th ch to reducing the Transition 
Count 
ction introduces two observations about the output of a maximal length LFSR. 
he sequence of 1s and 0s that is followed by one bit position of a maximal length 
d 1, so the total 
umber of transitions for each stage of the LFSR is 2n-1. Since the LFSR has n stages, 
each following an m  
equation ( .1). Furthermore, the t f transitions is uted 
Finally, section 6 presents the conclusions and suggestions for future work. 
 e Proposed Approa
This se
Both observations are related to the number of transitions produced by LFSR outputs 
which feed the CUT inputs (assuming a test-per-clock configuration). 
 
Observation 3.1: For any n-bit maximal-length LFSR that starts with any seed and 
runs for 2n clock cycles until it returns to the starting seed value, then the total number 
of transitions Ttotal that occurs is given by the formula in equation (3.1): 
 
                                                 Ttotal = n × 2(n-1)                                                        (3.1) 
 
Proof 
T
LFSR is commonly referred to as an m-sequence. Each bit within the LFSR will 
follow the same m-sequence with a one time step delay. The m-sequence generated by 
an LFSR of length n has periodicity 2n-1.  
 
 It is a well-known standard property of an m-sequence of length n that the total 
number of runs of consecutive occurrences of the same binary digit is 2n-1. 
Furthermore exactly half of the runs are of length 1, a quarter are of length 2, an 
eighth of length 3 and so on up to a single run of zeroes of length n-1 and a single run 
of ones of length n [7, 151]. 
 
The beginning of each run is marked by a transition between 0 an
n
-sequence, the total number of transitions must be as given in
3 otal number o equally distrib
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between the outputs of the LFSR, whic s that each bit of the n-bit LFSR has a 
f 2n-1. This observation can also be proved using the toggle 
property of the XOR gates in  o  L [3 an
nt approach as will be own in chapter 5. 
 
sider any n-bit maximal length LFSR (n ). Su ose w
modify the LFSR by considering one of its output  - st o b
 two neighbouring bits elsewhere in the LFSR when the 
se pecific v (sa i.  is odd and bit n h  1 
be swapped with bit 2, bit 3 with bit 4, …, bit n-2 with bit n-1. If n is e d bit n = 
apped  bi it h b … -3 with b
cases the selection line, bit n  t
ing is form .  In s cas  
1- set of te to b  m ed be
ctors g erate
thei will be different. 
- Each pair of neighbouring bits that are swapped will save a number of transitions 
(n-2) (n-1)
l-zero 
ector) will be produced at the output of an LFSR exactly once during a complete run 
n
e selection line dictates that swapping should take place, then v will 
v. So the set of output vectors is unchanged, but they 
tates of a pair of bits together with all possible subsequent states. Suppose we have 
h mean
total transition count o
used the feedback f the FSR 5]. Also, it c  be 
proved in using a differe  sh
Observation 3.2: Con >2 pp e 
s (say bit n the la  bit) t e a 
selection line that will swap
lection line has a s alue y 0) ( e. if n  = 0, t en bit will 
ven an
0, then bit 1 will be sw  w hit t b2, 3 it w i ,t 4 ,  nbit it n-2, in all 
in this case, is excluded from he swapping operation. If 
bit n = 1, then no swapp per ed) thi e: 
 The exhaustive st vec rs generated y this odifi  LFSR will  the 
same as the test ve en d by the corresponding unmodified LFSR, but 
r order 
2
equal to Tsaved = 2 . Since these two bits originally produced 2 × 2  
transitions as shown in the previous observation, the bit swap will therefore save 
Tsaved% = 2(n-2) / (2 × 2(n-1) )= 25%. 
 
Proof 
Part 1 of observation 3.2 is true because all possible vectors (except for the al
v
of 2 -1 clock cycles. For an arbitrary output vector v, its swapped counterpart v1 will 
occur once in the output stream. The swapping operation is symmetric, mapping v to 
v1 and v1 to v. Both v and v1 will have an identical value for the bit which acts as the 
selection line (since this bit is excluded from the swapping operation). As a result, if 
the value at th
replace v1 and v1 will replace 
will appear in a different order. 
 
The simplest way to prove point 2 is by exhaustive enumeration of all possible initial 
s
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an n-bit LFSR with bits 1, 2, 3… m, m+1,… n. If bit n (the selection bit) has a value 
of 0, then bit 1 will be swapped with bit 2, and bit 3 with 4,… and bit m will be 
swapped with bit m+1, and so on. If bit n has a value of 1, then no swapping will be 
performed. If we consider all possible values of current state for bits m, m+1, and n 
we have 8 possible combinations. If we then consider all possible values of the 
following state, we have 4 possible combinations (not 8, because the value at location 
+1 in the next state is determined by the value at location m in the present state). m
Table 3.1 exhaustively summarises all possible combinations of present state and 
successor states for both the original vector and the swapped vector. 
 
TABLE  3.1 EXHAUSTIVE LIST OF POSSIBLE TRANSITIONS FOR A PAIR OF BITS IN A STANDARD LFSR AND 
IN THE PROPOSED BS-LFSR 
 Original Vector m,m+1,   ,n 
Swapped Vector 
m,m+1,   ,n 
Possible State # 1 00      0 00      0 
Possible Next States 00  0 00  1 10  0 10  1 00  0 00  1 01  0 10   1 
No. of Transitions (m,m+1) 0 0 1 1 0 0 1 1 
Possible State # 2 00   1 00   1 
Possible Next States 00  0 00  1 10  0 10  1 00  0 00  1 01  0 10  1 
No. of Transitions (m,m+1) 0 0 1 1 0 0 1 1 
Possible State # 3 01   0 10   0 
Possible Next States 00   0 00  1 10  0 10  1 00  0 00  1 01  0 10  1 
No. of Transitions (m,m+1) 1 1 2 2 1 1 2 0 
Possible State # 4 01   1 01   1 
Possible Next States 00  0 00  1 10  0 10  1 00  0 00  1 01  0 10  1 
No. of Transitions (m,m+1) 1 1 2 2 1 1 0 2 
Possible State # 5 10   0 01   0 
Possible Next States 01  0 01  1 11  0 11  1 10  0 01  1 11  0 11  1 
No. of Transitions (m,m+1) 2 2 1 1 2 0 1 1 
Possible State # 6 10   1 10   1 
Possible Next States 01  0 01  1 11  0 11  1   0 01  1 11  0 11  1 10
No. of Transitions (m,m+1) 2 2 1 1 0 2 1 1 
Possible State # 7 11   0 11   0 
Possible Next States 01  0 01  1 11  0 11  1 10  0 01  1 11  0 11  1 
No. of Transitions (m,m+1) 1 1 0 0 1 1 0 0 
Possible State # 8 11   1 11   1 
Possible Next States 01  1 11  0 11  1 01  0 01  1 11  0 11  1 10  0 
No. of Transitions (m 1 1 0 0 1 1 0 0 ,m+1) 
Total if all states occur once 32 24 
%Total 1 % %00  75  
 
 
Table 3.1 shows that for any case of swapping bits an m , h  
bits will have the same number of tr sitions as in the un-swapped case, or 2 
transitions will be saved. In no case will swapping increas th u er of transitions. 
In most cases, the number of transitions is unchanged. Savings occur in four of the 
m d +1 eit er the swapped
an
e e n mb
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cases: moving from ate (0,1,0) to (1, ), om (0 1)  0 , m 1, ) to 
(0,1,1), or from (1,0,1) to (0,1,0). In each of these cases 2 transition r av . 
 
All of the 8 possibl arting states are ua  p b le,  the p b li  in 
any particular starting state is ⅛. All of the four successor at a q lly probable, 
so the probability o nsitioning to any particular succe or at g
current state) is ¼. The probability of king a saving Psav s er r iv  by 
equation (3.2) 
 
Psave = P010→101 + P0 0 + P100→011 + P 0  
        = P(010)×P(101|  + P(011)×P(100|011) + P(1 )× 01 10 + 0 P 10 1)  
        = ⅛ × ¼ + ⅛ × ¼  × ¼ + ⅛ × ¼ = ⅛                                                       
 
 If the LFSR is allowed to move through a com et cy e  
observation 3.1 shows that the number of transit s p ed  cu n e ir of 
bits under considera  is 2×2n-1. Using the swapping approach, in ⅛  t  c s, a 
saving of 2 transiti  will occur, giving a total saving of ×2×2n i in one 
figure by the other, we see that the total m r of transitions saved by the swapping 
method applied to these two bit positions is 25%. 
ame as for bit ‘d’. This is not always the case as will be 
rall total of saved transitions is 
 
 st 0,1  fr  ,1,  to (1, ,0) fro  ( 0,0
s a e s ed  
e st eq lly ro ab  so ro abi ty being
 st es re e ua
f tra ss  st e ( iven a value of 
ma e i th efo e g en
11→10 101→ 10                                                       (3.2)
010) 00 P( 1| 0)  P(1 1)× (0 |10
 + ⅛                           
pl e cl of 2n states, then 
ion  ex ect  to oc r i th pa
tion  of he ase
ons ⅛ . D vid g 
 nu be
 
Example 3.1: Fig. 3.1 shows a 5-bit maximal-length LFSR, table 3.2 shows the test 
vectors generated by the LFSR (using a seed value of 11111) and the corresponding 
swapped vectors if bit ‘a’ swapped with bit ‘b’, and bit ‘c’ with bit ‘d’ when bit ‘e’ = 
0. This example shows that each bit in the 5-bit LFSR generates 16 transitions as 
stated in observation 3.1, and a swap of every 2 neighbouring bits (the selection bit is 
excluded) will save 8 transitions as stated in observation 3.2 (In this example, the 
number of saved transition for bit ‘a’ is exactly the same as for bit ‘b’; similarly the 
saving for bit ‘c’ is the s
discussed in the following chapters. However, the ove
always 25% for each pair of swapped bits). 
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 Fig.  3.1  5-Bit Maximal Length LFSR 
 
TABLE  3.2 OUTPUT SEQUENCE GENERATE
CORRESPONDING SWAPP
D BY A 5-BIT MAXIMAL LENGTH LFSR AND THE 
ED SEQUENCE WHEN BIT E = 0. 
Original Vectors Vectors after swap Clock Cycle 
a b c d e a b c d e 
1 1 1 1 1 1 1 1 1 1 1 
2 0 1 1 1 1 0 1 1 1 1 
3 0 0 1 1 1 0 0 1 1 1 
4 0 0 0 1 1 0 0 0 1 1 
5 1 0 0 0 1 1 0 0 0 1 
6 1 1 0 0 0 1 1 0 0 0 
7 0 1 1 0 0 1 0 0 1 0 
8 1 0 1 1 0 0 1 1 1 0 
9 1 1 0 1 1 1 1 0 1 1 
10 1 1 1 0 1 1 1 1 0 1 
11 0 1 1 1 0 1 0 1 1 0 
12 1 0 1 1 1 1 0 1 1 1 
13 0 1 0 1 1 0 1 0 1 1 
14 1 0 1 0 1 1 0 1 0 1 
15 0 1 0 1 0 1 0 1 0 0 
16 0 0 1 0 1 0 0 1 0 1 
17 0 0 0 1 0 0 0 1 0 0 
18 0 0 0 0 1 0 0 0 0 1 
19 1 0 0 0 0 0 1 0 0 0 
20 0 1 0 0 0 1 0 0 0 0 
21 0 0 1 0 0 0 0 0 1 0 
22 1 0 0 1 0 0 1 1 0 0 
23 0 1 0 0 1 0 1 0 0 1 
24 1 0 1 0 0 0 1 0 1 0 
25 1 1 0 1 0 1 1 1 0 0 
26 0 1 1 0 1 0 1 1 0 1 
27 0 0 1 1 0 0 0 1 1 0 
28 1 0 0 1 1 1 0 0 1 1 
29 1 1 0 0 1 1 1 0 0 1 
30 1 1 1 0 0 1 1 0 1 0 
31 1 1 1 1 0 1 1 1 1 0 
32 1 1 1 1 1 1 1 1 1 1 
Transitions per bit 16 16 16 16 16 12 12 12 12 16 
Transitions per pair of neighbouring bits 32 32  24 24  
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The method works because it exploits the correlation between bit m on one clock 
cycle and bit m+1 on the successor clock cycle that will inevitably occur within an 
e. If the 
its remained permanently swapped (or permanently unswapped) then no savings 
n (bit n) within 
ithin the LFSR is by far the 
implest way to achieve these requirements. 
an 
the BS-LFSR 
ased on the observations given above, the BS-LFSR can be designed using the 
LFSR. Savings can be achieved when transitioning a pair of bits from the unswapped 
state into the swapped state, or from swapped state into the unswapped stat
b
would be made. In this work we have chosen to use the last bit positio
the LFSR as the controlling input that dictates whether or not the bits should be 
swapped. One could envisage other possible choices, but they would need to satisfy 
the following conditions: 
• It must make frequent transitions between 0 and 1 
• It must ensure that 2n-1 distinct outputs can be produced by the LFSR in 2n-1 
clock cycles 
• It must be possible to implement in simple hardware 
• It should not destroy the randomness of the distribution of outputs 
 
Using the last bit position (or any other bit position) w
s
 
It is also possible to envisage a version of the method that is applied to larger groups 
of bits (using 4, 8, 16 bits rather than 2) and applying rotations to the group. This c
give larger savings as will be explained in the following chapters. 
 
3.2 Design of 
B
original LFSR and a group of 2-input multiplexers. For an n-bit LFSR the nth bit is 
considered to be the selection line. Each pair of neighbouring bits is multiplexed (i.e. 
bit 1 is multiplexed with bit 2, bit 3 with bit 4, and so on). If n is an odd number then 
all the bits except the nth will be multiplexed and (n-1) 2-input multiplexers will be 
used. If n is even, then bit n-1 is not multiplexed as well as bit n (if bit n and n-1 were 
multiplexed together, we would lose property 1 of observation 2). So for n even, (n–2) 
2-input multiplexers are required. Fig. 3.2 shows the appearance of the BS-LFSR. 
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 Fig.  3.2 General appearance of the proposed BS-LFSR 
 
3.3 Randomness of the New Set of Test Vectors 
One important requirement for the test vectors output by the BS-LFSR is that they 
should be randomly distributed. If this is not the case then there could be groups of 
inputs for the CUT that are repeatedly assigned to the same value. If this occurs, then 
 could cause the BS-LFSR to require a much longer stream of test vectors before an 
a
LFS f a 
conventional LFSR in two ways.  
 
Firstly, the output vectors were  equidist  n
This es ally  eac tes tor n n ina pr at  
r mbe d ch  th for  of the distribution th u  
across tire r  [0 Th  don  di  th b g  
t o ns e f si
it
cceptable fault coverage is obtained than would be the case with a conventional 
R. The randomness properties of the BS-LFSR were compared to those o
 subjected to an ribution (f erequ cy) test [26]. 
senti treats h of the n-bit t vec s as a -bit b ry re esent ion of
a natu al nu r an ecks e uni mity  of ese n mbers
the en  numbe range ,2n-1]. is is e by viding e num er ran e into
a se f L bi ach o ze
L
I =
n2 e ge  a c  t c  
uniform uld correspo  of th
bins. The formu the is n s t ve qu  (3
 
                      
. If w  then nerate sequen e of L est ve tors, a
 distribution wo nd to one generated number falling in each e 
la for  equid tributio  test i hen gi n by e ation .3) 
                         ( )∑L ef
=
−=
i
                                                      (3.3) 
 
where he n er o ern ec  fa ac i i i nu  
en  tes ors rve al e he ler a  V  
more u  is istr n  v . A  v f ic e ideal 
i 1
i
ef
i
of
2
V
fei is t umb f patt s exp ted to ll in e h bin and fo s the mber
of g erated t vect  obse d to f l in th bin. T  smal  the v lue of , the
niform  the d ibutio of test ectors  zero alue o V ind ates th
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uniform ribu Tab  s a i etw e s fo  
v tor nce erat  th L nd also by a conventional LFSR. The 
test ha  ca u lu th v id a f   
For each value of n, three different values ha
ich o e n  te gt e es
the ch  st ee  f g o e c u  
e shown for three different randomly chosen seeds. 
stribution properties of the BS-LFSR with those of the 
of V2/V1 equal to 1. W
in qu ion ties onv al L er io i
than 1, this m  that t LF perior. The mea ue of io i
c 1 and alues qually ribute nd thi an va th a s
standard deviation. 
 
T ond te sed to ate om  the t vector ced  
BS-LFSR was to apply test v  to ty of chmark circuits and to 
r ow l  test ence w equir rder hieve et v f 
re  fault erage was oth  BS- R and the conventional 
FSR using a variety of circuits from the ISCAS’85 and ISCAS’89 test sets. Table 
.4 shows the results which are based on the average of three randomly selected 
eds. The results show that the results for the BS-LFSR are comparable to those 
obtained with a conventional LFSR.  
 
3.4 Combining the BS-LFSR with other Low Power Test 
Techniques 
One of the main advantages of the proposed BS-LFSR is the simplicity with which it 
can be used to replace the conventional LFSR  
s of power consumption. For example, Fig. 3.3 shows 
uggested in [26] to reduce power consumption 
uring test and described in more details in section 2.1.1. If the slow and normal 
 dist tion. le 3.3 hows compar son b een th  value  of V r test
ec seque s gen ed by e BS- FSR a
s been rried o t for va es of e test ector w th n v rying rom 15 to 31.
ve been used for L, the number of bins 
(wh  is als quivale t to the st len h). Th exact r ult for V varies slightly with 
oice of arting s d used or the enerati n of th test ve tor seq ence. Results
ar
 
Table 3.3 compares the equidi
conventional LFSR. Perfect agreement between the two would correspond to a value 
here the ratio exceeds 1, this means that the BS-LFSR has 
ferior e idistribut
eans
 proper
he BS-
 to the c
SR is su
ention FSR; wh
n val
e the rat
the rat
s less 
s very 
lose to  the v  are e  dist d arou s me lue wi mall 
he sec st u  evalu the rand ness of est s produ  by the
 the ectors a varie  ben
ecord h ong a sequ as r ed in o to ac  a targ alue o
quired  cov . This  done b  for the LFS
L
3
se
 used in other low power test techniques
to obtain superior results in term
the Dual Speed LFSR (DS-LFSR) s
d
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speed LFSRs shown in Fig. 3.3 are replaced by slow and normal speed BS-LFSRs 
then superior power consumption can be achieved as will be shown in the 
experimental results presented in section 3.5. Also, many other low power techniques 
can be investigated to determine whether it is possible to replace the LFSR in these 
techniques by the BS-LFSR in order to achieve further reduction in power 
consumption.  
 
 
TABLE  3.3     RESULTS OF THE EQUIDISTRIBUTION TEST. A VALUE OF V2/V1 OF 1 INDICATES
EQUIDISTRIBUTION PROPERTIES OF THE BS-LFSR MATCH THOSE OF THE CONVENTIONAL
 THAT THE 
 LFSR. 
V 
Seed1 Seed2 Seed3 n 
 
L 
 LFSR 
(V1) 
BS-
LFSR 
(V2) 
(V2/V1) LFSR (V1) 
BS-
LFSR 
(V2) 
(V2/V1) LFSR (V1) 
BS-
LFSR 
(V2) 
(V2/V1)
256 394 358 0.909 242 240 0.992 244 228 0.934 
512 474 482 1.017 518 508 0.981 372 374 1.005 15 
1024 1138 1162 1.021 918 916 0.998 1370 1352 0.987 
1024 961 991 1.031 950 980 1.032 848 936 1.104 
2048 1811 1777 0.981 1762 1802 1.023 1854 1858 1.002 17 
4096 3781 3711 0.981 3764 3840 1.020 3717 3755 1.010 
1024 1010 1022 1.012 988 968 0.980 902 898 0.996 
2048 2432 2446 1.006 1955 1935 0.990 2012 2008 0.998 19 
4096 4162 4126 0.991 4014 4016 1.000 3890 3854 0.991 
2048 2186 2190 1.002 1845 1837 0.996 2000 2004 1.002 
4096 4336 4270 0.985 3893 3975 1.021 4058 4076 1.004 23 
8192 7592 7594 1.000 7870 7866 0.999 8184 8192 1.001 
2048 1882 1880 0.999 1987 1965 0.989 2048 1972 0.963 
4096 3988 3980 0.998 4490 4498 1.002 4023 4039 1.004 24 
8192 7956 7884 0.991 8791 8661 0.985 8110 8100 0.999 
2048 2044 2032 0.994 1941 1933 0.996 2078 2072 0.997 
8192 9158 9152 0.999 8230 8218 0.999 8578 8598 1.002 
16384 17236 17120 0.993 16765 16661 0.994 15343 15361 1.001 
25 
32768 33383 33407 1.001 32873 32821 0.998 32027 32031 1.000 
8192 12622 12642 1.002 8335 8359 1.003 8106 8116 1.001 
16384 21994 21614 0.983 16521 16441 0.995 17621 17549 0.996 31 
32768 40790 40672 0.997 36641 36647 1.000 33834 33734 0.997 
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TABLE  3.4     LENGTH OF TEST VECTOR SEQUENCE REQUIRED IN ORDER ACHIEVING A GIVEN LEVEL OF 
FAULT COVERAGE FOR THE CONVENTIONAL LFSR AND THE PROPOSED BS-LFSR. 
Circuit 
Fault 
Coverage 
(%) 
Vectors 
Needed 
using 
LFSR 
Vectors 
Needed 
using BS-
LFSR 
circuit 
Fault 
Coverage 
(%) 
Vectors 
Needed 
using 
LFSR 
Vectors 
Needed 
using BS-
LFSR 
C6288 99.5 104 107 S641 98 4,470 5,150 
C1908 99 4,450 4,243 S838 87 51,450 45,455 
C432 99 733 800 S1423 99 25,013 15,910 
C1355 99 1,525 1,640 S5378 99 51,900 45,760 
C499 98.5 530 512 S9234 86 25,760 26,277 
C3540 96 31,050 39,700 S13207 95 51,050 45,210 
C880 99.5 2,760 3,025 S15850 91.5 35,665 33,740 
C5315 98.5 790 825 S35932 89.8 4,915 5,380 
C7552 94 11,900 10,425 S38417 87.5 53,930 57,645 
C2670 85 62,450 45,950 S38584 94 43,400 40,660 
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 [26]. 
uate the effect of the proposed 
ge. Firstly, a standalone BS-LFSR is 
ng and fault coverage achieved is com
s generated both by the LFSR and the B
ark circuits. The tap sequences 
Fig.  3.3 DS-LFSR as Proposed in
 
3.5 Experimental Results 
 
A set of experiments were performed in order to eval
BS-LFSR in power saving and fault covera
evaluated and the results of transition savi pared 
with a conventional LFSR. The test vector S-
LFSR are applied to ISCAS’85 and ISCAS’89 Benchm
for maximal-length LFSRs was used for all LFSRs of length less than or equal to 786 
bits and obtained from [7, 152, 153]. For all longer LFSRs, the polynomial xn + x + 1 
was used. In general, this gives a very large number of unrepeated test vectors which 
was sufficient for the purpose of our experiment to get high fault coverage. 
 
For each of the benchmark circuits with n<10 primary 
inputs  of primary and state inputs for ISCAS’89) , 
a set of 100, 500, and 5000 test vectors generated by both the LFSR and the BS-LFSR 
were applied to CUT in order to compare the fault coverage in each case.  For the 
benchmark circuits with n>100 a set of 500, 5000, and 20000 test vectors were used 
since in these circuits, in general, more te eptable 
fa test v an overage 
was carried out using the FSIM tool [11].  
 
T ab e procedure was repeated for th  r omly selected seeds to check the 
e t lt cov ge nt. The 
average value for all seeds in eac f the ve ca (a) and 
t  3 gs in it g the BS-
L R, wi ault c rage.  
 
I n umbe itions in table 3.5 is the transitions 
o t extra e LFSR 
w rea ns in h   for the 
transiti s e mul rs ansition 
o he l
 
 
I rd  other isting tec ow the 
B FSR other low power techniques to obtain 
e  s  table 6 show uctions 
in   pro is chapter wi ained in 
[26]. The first colum a
c sh  this r, while the third column shows the 
results obtained in [26]. The last column shows the new results obtained by replacing 
t L the S-  chapter.
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47 
VALU A NS FOR THE BS-LFSR COMPARED TO A CONVENTIONAL LFSR 
1 50 Vectors 5000 Test Vectors 
TABLE  3.5A E ATION OF FAULT COVERAGE AND SAVINGS IN TR
00 Test Vectors 
NSITIO
0 Test 
LFSR BS-LFSR LFSR BS-LFSR  BS-LFSR LFSR circ
FC % nsitions FC% 
Savi
ng
% 
#transitio
ns FC% 
#transitio
ns FC% 
Savi
ng
% 
Avg
save 
% 
uit n*
#transitio
ns % 
#transitio
ns FC% 
Savi
ng 
% 
#transitio
ns FC  
#tra
. 
C62 56 5139 99.56 12.2 4621272 99.56 4017846 99.56 13.1 88 32 88820 99.48 80164 99.47 9.7 461573 99.  40 11.7 
C19 49 0524 91.09 20.0 1959311 99.29 1597096 99.28 18.5 08 33 38554 76.24 30061 77.09 22.0 200540 91.  16 20.2 
C432 36 7219 91. 09 259 98.01 17.1 393334 99.24 308617 99.24 21.5 13 5844 91.13 19.0 36501 98.  30 19.2 
C13 88. 05 721 96.19 23.8 1151353 99.49 903185 99.49 21.6 55 41 22007 63 16790 88.66 23.7 117674 95.  89 23.0 
C499 41 9879 93. 36 1563 .0 496663 98.95 419297 98.95 15.6 47 7985 93.47 19.2 50664 98.  4 98.42 18 17.6 
C35 23 240068 .40 50 54997 80.84 48798 80.31 11.3 280270 92. 91.95 14.3 2905006 95.89 2457729 95.86 15 4 13.7 
C8 91. 50 66054 .80 60 15287 09 13003 91.51 14.9 74482 96. 96.77 11.3 735406 99.84 646312 99.58 12 1 12.8 
S6 88. 06 63114 41 54 15560 88 11833 87.05 24.0 76978 94. 93.09 18.0 771971 98.06 617024 97.95 20.1 20.7 
S8 73. 79 51929 82.21 27.4 693557 85.41 522801 85.41 24.6 38 66 13817 63 9549 70.71 30.9 71553 82. 27.6 
S14 39 118118 94.75 26.3 1588963 98.29 1189413 98.58 223 91 31940 90.17 24330 88.98 23.8 160234 95. 5.1 25.1 
 
 
VALU ANSITIONS FOR THE BS-LFSR COMPARED TO A CONVENTIONAL LFSR 
0 Test Vectors 20000 Test Vectors 
TABLE  3.5B E ATION OF FAULT COVERAGE AND SAVINGS IN TR
500 Test Vectors 500
LFSR BS-LFSR LFSR BS-LFSR LFSR BS-LFSR circuit
FC% #transitions FC% 
avi
ng
% #transitions FC% #transitions FC% 
 
 n*
#transitio
ns 
#transitio
ns FC% 
Savi
ng 
% 
#transitio
ns FC% 
S Savi
ng
% 
Avg.
save 
% 
C5315 8.13  4023167 98.88 17.6 19883413 98.90 16292485 98.90 .1   178 497472 9  406624 98.07 18.3 4885155 98.88  18  18.0
C7552 1.49  6490393 93.48 15.7 31001959 94.65 25010099 94.66   207 779125 9  653585 91.51 16.1 7700663 93.27  19.3 17.0
C2670 3.48  2406376 84.53 2.   233 309516 8  238876 83.42 22.8 3103850 84.57  2 5 12992933 84.68 9912907 84.66 23.7 23.0
S5378 1.31  4299109 96.93   214 554527 9  421805 91.03 23.9 5603595 96.89 23.3 22479531 97.30 16264210 98.19 27.6 24.9
S9234 7.73  8687127 79.56 28.4 45440830 85.44 34066100 85.16   247 1207849 6  864051 66.37 28.5 12136753 80.17  25.0 27.3
S13207 4.73 12  12588819 84.25 26.0 66401120 89.09 50172832 89.95 24.4 25.5  700 1719619 7 70977 74.74 26.1 17000543 82.46
S15850 1.38 15  16198875 87.54 24.3 83183413 90.72 64537449 90.87 22.4 23.3  611 1985477 8 27389 81.19 23.1 21399492 87.38
S35932 9.57 31  31797609 89.79 24.4 178287901 89.81 132455865 89.81 25.7 25.3  1763 4213060 8 24328 89.63 25.8 42042237 89.80
S38417 4.56 18  17063044 57.05 24.8 127681406 75.29 94916603 76.08 25.7 23.5  1664 2305660 5 45130 55.12 20.0 22691012 56.26
S38584 6.84 30  30832567 90.43 19.7 156028529 92.84 124923691 92.91 19.9 19.8  1464 3744411 8 04712 86.64 19.8 38375391 90.58
                                                 
* n is th s for ISCA puts for ISCAS’89 S’85 and the sum of primary and state ine number of primary input
 
TABLE  3.6 COMPARISON OF THE SAVINGS IN NUMBER OF TRANSITIONS ACHIEVED BY THE PROPOSED BS-
LFSR WITH THOSE IN [26] AND THE COMBINED SAVINGS 
circuit Saved T% BS-LFSR 
Saved T% 
in [26] 
Combined 
T% saving 
C6288 11.7 13 20.6 
C1908 20.2 18 29.7 
C1355 23.0 14 31.2 
C3540 13.7 .1 30 40
C880 37.5 12.8 27 
C5315 18.0 19 32.0 
C7552 17.0 14 27.5 
C2670 23.0 24 39.0 
S641 20.7 51 62.7 
S838 27.6 32 51.1 
S1423 25.1 44 59.9 
S5378 24.9 39 53.8 
S9234 27.3 47 63.2 
Average 
Saving in 
these CUTs 
21.9 28.6 42.2 
 
3.6 Conclusion 
 
This chapter has presented a modification to the structure of the LFSR that re-orders 
the output test vectors in a manner that reduces the number of transitions between 0 
and 1 within each bit position of the output test patterns. Experimental results show a 
good saving in switching activity during test (ranging from 11.7% to 27.6%), without 
any significant effect on the fault coverage. The suggested design can be combined 
 
with other techniques to achieve extra reduction in the power consumption. An 
example has been shown in the experimental results, leads to further reductions in the 
number of node transitions. The proposed BS-LFSR can be achieved with modest 
hardware area overhead (about 16% overhead to the LFSR size).  
 
This work can be extended further by taking the principles underlying the proposed 
BS-LFSR and combining them with other approaches to low transition test generation  
that have already been reported in the literature. This has the potential to give 
excellent power savings for device testing. Also the proposed BS-LFSR can be 
extended to work for test-per-scan BIST as will be shown in the following chapters. 
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4 BS-LFSR as a Low Transition TPG for Test-per-
Scan BIST 
 
 
In this chapter, the BS-LFSR proposed in the previous chapter will be extended to be 
sed as a low transition TPG for test-per-scan BIST. The new BS-LFSR is composed 
nfigured to increase the transition reduction to 
0% (instead of 25%) in full scan-chain circuits. Hence it significantly reduces the 
 technique has a substantial effect on average power reduction with 
egligible effect on fault coverage or test application time. Experimental results on 
anning in the sequence of test vectors to the scan-chain.  
Various properties of the proposed design and the methodology of the design are 
presented in this chapter. This chapter is organised as follows: section 4.1 states the 
u
of an LFSR and a 2x1 multiplexer (i.e. the hardware area overhead is negligible: only 
one 2x1 multiplexer).  
 
In a single scan-chain test-per-scan BIST, one of the cells of the LFSR is chosen to 
feed a scan chain. It is easy to see from the result of the previous chapter that using a 
BS-LFSR to feed the scan chain can reduce the number of transitions that occur at the 
scan chain input during scan shift operation by 25% when compared to those patterns 
produced by a conventional LFSR. Furthermore, as will be shown in this chapter by 
lemmas 3 to 10, the BS-LFSR can be co
5
overall switching activity in the CUT during test application.  
 
The proposed
n
the ISCAS’89 benchmark circuits show up to 60% reductions in average power 
consumption while sc
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lemmas of the special configurations that achieve 50% transition reduction at the 
scan-input of the CUT with their proofs and some illustrative examples. Section 4.2 
shows the general architecture of the BS-LFSR as a TPG for test-per-scan BIST. Then 
section 4.3 shows the experimental results of the proposed design. Finally, section 4.4 
states the main conclusions of this chapter. 
 
4.1 The Proposed Approach to Design the BS-LFSR for 
Scan-Based BIST 
The proposed BS-LFSR for test-per-scan BIST is based upon some observations 
(lemmas) concerning the number of transitions produced at the output of an LFSR. 
This chapter starts from two observations that were presented in the previous chapter 
(but are summarised again in lemma 4.1 and 4.2 for the sake of completeness). It then 
moves on to identify the special cases (lemmas 4.3 to 4.10) that achieve 50% saving 
in transitions for one of the LFSR outputs th d to feed the scan-chain 
the lemmas and their proofs, we start with a 
quent cell since in some cases there is an intervening XOR gate 
etween them, but cell n (the last cell) is adjacent to the first cell since the output of 
at will be selecte
input of a full scan circuit. Before stating 
definition for the term “adjacent cells” which will be used frequently in the text. 
 
Definition 4.1: Two cells in an n-bit LFSR are considered to be adjacent if the output 
of one cell feeds the input of the second directly (i.e. without intervening XOR gate).  
 
For external n-bit LFSR, each cell (say cell x) is adjacent to its subsequent cell (cell 
x+1), but cell n (last cell) is not adjacent to first cell since they are connected with 
each other using XOR gate. For an internal LFSR it is not necessary that each cell is 
adjacent to its subse
b
cell n feeds the input of cell 1 directly. 
 
Lemma 4.1: Each cell in a maximal-length n-stage LFSR (internal or external) will 
produce a number of transitions equal to 2n-1 after going through a sequence of 2n 
clock cycles. 
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P  
f there
 
Lemma 4.2: Consider a max a e  n ta e interna r e r l  (n>2). We 
choose one of the cells a ap s e i i a t cell if the current value of 
a third cell in the LFSR is 0 (or 1) a a  t  cells un ap d  a 
value of 1 (or 0). Fig. 4.1 shows this arrangem n xt nal F  e me is valid 
for an internal LFSR). In th  a n ent, the output of the two cells ill have its 
transition count reduced by saved = 2 -2 a itions. Since the s originally 
produce 2 × 2 1 , then the re lt  en g saving is ave
roof: This lemma is the same as stated in observation 3.1 in the previous chapter.
See the proo .  
im l-l ngth -s g l o xte na LFSR
nd sw  it  valu  w th ts djacen
nd le ve he sw pe  if the third cell has
e t for e er  L SR (th  sa
is rra gem  w
 T (n ) tr ns  two cell
n- su ing perc ta e  Ts d% = 25%. 
 
Fi  4. w  a n ent for a LFSR.    
 
Proof: This lemma is a repetition of observation 3.2 in the previous chapter, and the 
proof is identical. However, Table 3.2 is repeated in Table 4.1 in a different format in 
order to provide a starting p nt r d u ion that portant 
 consider buted between the outputs O1 
nd O2. The general proof in chapter 3 showed that the total percentage of transition 
ith a high saving as the input to the scan chain can then 
provide a low power approach to test-per-scan BIST as will be explained in section 
g. 1 S apping rra gem  
oi  fo  the isc ss follows, where it is im
to how evenly or unevenly the savings are distri
a
savings after swapping is 25%. In the case where cell x has no direct effect on cells m 
and m+1 (i.e. they are not connected by an XOR gate), each of the cells has the same 
share of savings, i.e. each cell (cells m and m+1) saves exactly 2n-3 transitions as 
shown in table 4.1.  
 
The following lemmas introduce a series of special cases where the saving (of 25% 
per pair) is concentrated in one output (i.e. 50% saving in one output and none in the 
other). Using the output w
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4.2. Full proofs are presented for lemmas 4.3A and 4.3B. For the lemmas 4.4A to 10, 
the proof
 
ABLE   4.1    EXHAUSTIVE ENUMERATION OF POSSIBLE STATES AND SUBSEQUENT STATES FOR BITS M, 
s follow in a similar manner and are omitted. 
T
M+1, AND X (SEE FIG. 4.1). 
 
LFSR outputs of m, m+1  Multiplexers outputs O1, O2
States  Next states Transitions  States Next States Transitions 
m m+1 x m m+1 x m m+1 ∑ O1 O2 O1 O2 O1 O2 ∑ 
0 0 0 0 0 0 0 0 0 0 0 
0 0 1 0 0 0 0 0 0 0 0 
1 0 0 1 0 1 0 1 0 1 1 0 0 0 0 0 
1 0 1 1 0 1 1 0 1 0 1 
0 0 0 0 0 0 0 0 0 0 0 
0 0 1 0 0 0 0 0 0 0 0 
1 0 0 1 0 1 0 1 0 1 1 0 0 1 0 0 
1 0 1 1 0 1 1 0 1 0 1 
0 0 0 0 1 1 1 0 0 1 0 
0 0 1 0 1 1 0 0 1 0 1 
1 0 0 1 1 2 0 1 1 1 2 0 1 0 
1 0 1 1 1 2
1 0 
1 0 0 0 0 
0 0 0 0 1 1 0 0 0 1 1 
0 0 1 0 1 1 0 0 0 1 1 
1 0 0 1 1 2 0 1 0 0 0 0
1
   1 1 
 0 1 1 1 2
0 1
1 0 1 1 2 
0 1 0 1 1 2 1 0 1 1 2 
0 1 1 1 1 2 0 1 0 0 0 
1 1 0 0 1 1 1 1 1 0 1 1
1
   0 0 
 1 1 0 1 1
0 1
1 1 1 0 1 
0 1 0 1 1 2 1 0 0 0 0 
0 1 1 1 1 2 0 1 1 1 2 
1 1 0 0 1 1 1 1 0 1 1 1
1
   0 1 
 1 1 0 1 1
1 0
1 1 0 1 1 
0 1 0 1 0 1 1 0 0 1 1 
0 1 1 1 0 1 0 1 1 0 1 
1 1 0 0 0 0 1 1 0 0 0 1
1
  
1 1 
 1 0 
1 1 0 0 0
1 1
0 0 0 
0 1 0 1 0 1 1 0 0 1 1 
0 1 1 1 0 1 0 1 1 0 1 
1 1 0 0 0 0 1 1 0 0 0 1 1 1 1 1 
1 1 1 0 0 0 1 1 0 0 0 
Total Transitions  16 16 32  12 12 24 
 
 
Lemma 4.3A: For an external n-bit maximal length LFSR that implements the 
primitive polynomial1 xn+x+1, as shown in Fig. 4.2, if the first two cells (C1 and C2) 
have been chosen for swapping and cell n (Cn) is used as a selection line (as shown in 
Fig. 4.2), then O2 (the output of MUX2) will produce a total transition savings of 2n-2 
compared to the number of transitions produced by each LFSR cell, while O1 has no 
                                                 
1 It should be noted that this is not true of all values of n. Appendix A shows for which values of n 
xn+x+1 is primitive polynomial. 
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saving (i.e. the savings in transitions is concentrated in one multiplexer output, which 
means that O2 will save 50% of original transitions produced by each LFSR cell, 
hile O1 has no savings). w
 
 
Fig.  4.2 External LFSR that implements prime polynomial xn+x+1 and the proposed swapping 
arrangement. 
 
Proof: There are 8 possible combinations for the initial state of the cells C1, C2, and 
Cn. If we then consider all possible values of the following state, we have 2 possible 
combinations (not 8, because the value of C2 in the next state is determined by the 
value of C1 in the present state, also the value of C1 in next state is determined by C1  
 ⊕ Cn in the present state). Table 4.2 shows all possible states and subsequent states. 
 
TABLE  4.2    POSSIBLE STATES AND SUBSEQUENT STATES FOR CELLS C1, C2, AND CN (SEE FIG. 4.2). 
LFSR outputs of m, m+1  Multiplexers outputs O1, O2
States  Next states transition states Next States  transition 
C1 C2 Cn C1 C2 Cn C1 C2 ∑ O1 O2 O1 O2 O1 O2 ∑ 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 
1 0 0 1 0 1 0 1 0 1 1 0 0 1 1 0 1 1 0 1 0 0 1 0 1 0 1 
0 0 0 0 1 1 0 0 1 0 1 0 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 
1 0 0 1 1 2 0 1 0 0 0 0 1 1 1 0 1 1 1 2 0 1 1 0 1 1 2 
1 1 0 0 1 1 1 1 1 0 1 1 0 0 1 1 1 0 1 1 0 1 1 1 1 0 1 
0 1 0 1 1 2 1 0 0 0 0 1 0 1 0 1 1 1 1 2 1 0 0 1 1 1 2 
1 1 0 0 0 0 1 1 0 0 0 1 1 0 1 1 1 0 0 0 1 1 1 1 0 0 0 
0 1 0 1 0 1 1 0 0 1 1 1 1 1 0 1 1 1 0 1 1 1 0 1 1 0 1 
Total Transitions  8 8 16  8 4 12 
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It is important to note that the overall savings of 25% is not equally distributed 
between the outputs of the multiplexers as it was in lemma 4.2. This is because the 
value of C1 in the present state will affect the value of C2 and its own value in next 
state (C2+ = C1 and C1+ = C1 ⊕ Cn). To see the effect of each cell in transition savings, 
table 4.2 shows that O1 will save one transition when moving from state (0,0,1) to 
(1,0,0), from (0,1,1) to (1,0,0), from (1,0,1) to (0,1,0), or from (1,1,1) to (0,1,0). In the 
ame time O1 will increase one transition when moving from (0,1,0) to (0,0,0), from 
(0
sitions in f and sa our scenarios, 
then it has n  ve  the same 
probabilities. 
 
 For O2, it saves one transiti  e m from (0,1,0) to (0,0,0), from (0,1,0) to 
(0,0,1), from (0,1,1) to (1,0,0), from (1,0,0)  (1,1,0), m 0  ( ,1), or from 
(1,0,1) to (0,1,0). In the same m  it incre  o n ion h  v g from state 
(0,0,1) to (1,0,0) or from (1,1,1) to (0,1,0). This gives O2 an overall saving of one 
transition in four possible scenar e h i a ta s h a o b ty of ⅛, and 
final states of ba lity , P v n  u n .1
 
                    ⅛   ⅛  ½ + ⅛
n
Lemma 4.3B: For the internal n-bit maximal length LFSR that implements prime 
polynomial xn+x+1 as shown in Fig.4.3, if the first and last cells (C  and Cn) have 
2) has been chosen as a selection line (see 
s
,1,0) to (0,0,1), from (1,0,0) to (1,1,0), or from (1,0,0) to (1,1,1). Since O1 increases 
the tran our possible scenarios ve transitions in other f
a eutral o rall effect because all the scenarios have
on wh n oving 
to fro (1, ,0) to 1,1
 ti e ases ne tra sit  w en mo in
ios wher  t e niti l s te as  pr ba ili
pro bi  ½ hence save is gi e  by eq atio  (4 ). 
          Psave =  ⅛ × ½ +  × ½ +  ×  × ½ = ¼                            (4.1) 
 
If the LFSR is allowed to move through a complete cycle of 2  states, then lemma 4.1 
shows that the number of transitions expected to occur in the cell under consideration 
is 2n-1. Using the swapping approach, in ¼ of the cases, a saving of one transition will 
occur, giving a total saving of ¼×2n = 2n-2. Dividing one figure by the other, we see 
that the total number of transitions saved at O2 is 50%. In this case, O1 saves 0% 
while O2 saves 50%, which gives an overall saving of 25% (i.e. we still have an 
overall transitions savings of 25%, but this time they are concentrated on O2 and not 
distributed between the two outputs as in lemma 4.2). 
 
1
been chosen for swapping while cell 2 (C
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Fig. 4.3), then O2 (the output of MUX2) will produce a total transition savings of 2n-2 
while O1 (the output of MUX1) has no savings. 
 
 
Fig.  4.3    Internal LFSR t  i l en prim oly m l x  a the osed swapping 
rran ment. 
 
 
Proof: It is im an to o e at 1 and Cn
are considered as adjacent cells since one  th r without intervening 
XOR gate while C1 r o dja nt ll u  neither f them directly 
feeds the other. Table 4.3 shows all the current and subsequent states of C1, Cn, and 
C2. From tab r  d e  v t e following the 
me steps as for lemma 4.3A. 
 o
hat mp em ts e p no ia xn+ +1 nd prop
a ge
port t  n tic  th  C  in the configuration shown in Fig. 4.3 
of em feeds the othe
 and C2 a e n t a ce ce s beca se  o
le 4.3 it is straightfo ward proce ur  ot p or e his l mma 
sa
 
TABLE  4.3. POSSIBLE STATES AND SUBSEQUENT STATES FOR CELLS C1, CN, AND C2 (SEE FIG. 4.3). 
 
LFSR utputs of m, m+1  Multiplexers outputs O1, O2
States  Next states transition states Next States  transition 
C1 Cn C2 C1 Cn C2 C1 Cn ∑ O1 O2 O1 O2 O1 O2 ∑ 
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 1 1 0 1 0 1 
0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 1 1 0 0 1 0 1 0 1 
1 0 1 1 1 2 1 0 0 0 0 0 1 0 1 1 1 1 0 1 1 0 1 1 0 1 1 
1 0 1 1 1 2 1 0 1 1 2 0 1 1 1 1 1 1 0 1 0 1 1 1 1 0 1 
0 0 1 1 0 1 0 0 0 1 1 1 0 0 0 1 1 1 1 2 0 1 0 1 0 0 0 
0 0 1 1 0 1 0 0 1 0 1 1 0 1 0 1 1 1 1 2 1 0 0 1 1 1 2 
1 0 0 0 1 1 0 1 1 0 1 1 1 0 1 1 0 0 0 0 1 1 1 1 0 0 0 
1 0 0 0 1 1 0 1 1 0 1 1 1 1 1 0 0 0 0 1 1 1 1 1 0 0 0 
Total Transitions  8 8 16  8 4 12 
 
 
Example 4.1: Table 4.4 shows the patterns generated by cells ‘a’, ‘b’, ‘c’ and‘d’ of 
external and internal 4-bit LFSRs that implements the prime polynomial x4 + x + 1 
(see Fig. 4.4). Table 4.4 shows O1 and O2 when cell ‘a’ is swapped with cell ‘b’ 
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according to the value of cell ‘d’ in the external LFSR. It also shows O1 and O2 when 
cell ‘a’ is swapped with cell‘d’ according to the value of ’ in the internal LFSR. 
The saved transitions in this example conformity as with results of lemma 
.3A and lemma 4.3B where the transitions savings are concentrated in O2, which 
 cell ‘b
 are in exact 
4
saves 50% of the number of transitions originally produced by each LFSR cell. 
 
 
Fig.  4.4   (a) External  and (b) Internal LFSRs that implement prime polynomial x4+x+1 
 
 
TABLE  4.4. DEMONSTRATION OF LEMMA 4.3A AND 4.3B FOR EXTERNAL AND INTERNAL LFSR 
External LFSR x4+x+1 
(Fig. 4.4(a)) 
Internal LFSR x4+x+1 
(Fig. 4.4( ) b)
Original Vectors Swap ‘a’&’b’ when ‘d’ = 0 Original Vectors
S ap ‘a’&’d’ 
when ‘b’ = 0 
wclk 
a b c d O b c d O1 O21 O2 a 
1 1 1 1 1 1 1 1 1 1 1 1 1 
2 0 1 1 1 0 1 1 0 1 1 1 1 
3 1 0 1 1 1 0 1 0 0 1 1 1 
4 0 1 0 1 0 1 1 0 0 0 0 1 
5 1 0 1 0 0 1 0 1 0 0 0 0 
6 1 1 0 1 1 1 0 0 1 0 0 0 
7 0 1 1 0 1 0 0 0 0 1 1 0  
8 0 0 1 1 0 0 1 1 0 0 1 0 
9 1 0 0 1 1 0 0 1 1 0 0 0 
10 0 1 0 0 1 0 0 0 1 1 0 1 
11 0 0 1 0 0 0 1 1 0 1 1 1 
12 0 0 0 1 0 0 1 0 0 1  0 1 
13 1 0 0 0 0 1 0 1 0 1 0 1 
14 1 1 0 0 1 1 1 1 1 0 1 0 
15 1 1 1 0 1 1 0 1 1 1 0 1 
16 1 1 1 1 1 1 1 1 1 1 1 1 
Trans 8 8 8 8 8 4 8 8 8 8 8 4 
Transition Savings% 0% 50%     0% 50% 
 
 
Lemma 4.4A: Consider an external n-bit maximal length LFSR that implements 
prime polynomial xn+xn-1+1 as shown in Fig. 4.5. If the last two cells (Cn-1 and Cn) 
ave been chosen for swapping and the first cell (C1) as selection line, then O1 of 
MUX1 in Fig. 4.5 will produce a total transition savings of 2n-2 while O2 of MUX2 
has no savings. 
h
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Fig.  4.5    External LFSR that implements prime polynomial xn+xn-1+1 and the proposed 
emma 4.4B: Consider an internal n-bit maximal length LFSR that implements prime 
swapping arrangement  
 
L
polynomial xn+xn-1+1 as shown in Fig. 4.6. If the first and last cells (C1 and Cn) have 
been chosen for swapping and cell Cn-1 as selection line, then O1 of MUX1 in Fig. 4.6 
will produce a total transition savings of 2n-2 while O2 of MUX2 has no savings. 
 
O1
Mux1
Sel
0 1
c2c1 Cn-1 Cn
out
...
0 1
Sel
out
Mux2
O2
 
Fig.  4.6  Internal LFSR that implements prime polynomial xn+xn-1+1 and the proposed swapping 
arrangement 
 
Lemma 4.5: Consider an external n-bit maximal length LFSR that implements prime 
polynomial xn+x2+1 as shown in Fig. 4.7. If the first two cells (C1 and C2) have been 
chosen for swapping and cell n (Cn) as selection line (see Fig. 4.6), then O1 of MUX1 
will produce a total transition savings of 2n-2 while O2 of MUX2 has no savings. 
 
 
Fig.  4.7 External LFSR that implements prime polynomial xn+x2+1 and the proposed swapping 
arrangement 
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Lemma 4.6: Consider an internal n-bit maximal length LFSR that implements prime 
polynomial xn+xn-2+1 as shown in Fig. 4.8. If the last two cells (Cn-1 and Cn) have 
been chosen for swapping and Cn-2 as selection line (see Fig. 4.8), then O1 of MUX1 
will produce a total transition savings of 2n-2 while O2 of MUX2 has no savings. 
 
 
Fig.  4.8 Internal LFSR tha d the proposed swapping 
n ym y2 y1 1 of MUX1 in Fig. 
4.9 will produce a to n-2
t implements prime polynomial xn+xn-2+1 an
arrangement. 
 
Lemma 4.7: Consider the external n-bit maximal length LFSR that implements the 
prime polynomial xn + xym + …+ xy2 + xy1 + x +1 as shown in Fig. 4.9. Where y1 to ym 
is any run of ascending numbers that satisfy y1>1 and ym<n. If the first two cells (C1 
and C2) have been chosen for swapping and the selection line is connected with signal 
S where S = “C  ⊕ C  ⊕ … ⊕ C  ⊕ C ” (see Fig. 4.9), then O
tal transition savings of 2  while O2 of MUX2 has no savings. 
 
 
 
Fig.  4 F d the 
 
Lemma 4.8: For mal length LFSR that implements prime 
olynomial xn + xym + …+ xy2 + xy1 + x2 +1. Where y1 to ym is any run of ascending 
.9  External L SR that implements prime polynomial xn + xym + …+ xy2 + xy1 + x +1 an
proposed swapping arrangement. 
 external n-bit maxi
p
numbers that satisfy y1>2 and ym<n. If the first two cells (C1 and C2) have been 
chosen for swapping and the selection line is connected with signal S where S = “Cn 
⊕ Cym ⊕ … ⊕ Cy2 ⊕ Cy1”, then O1 of MUX1 in this configuration will produce a total 
transition savings of 2n-2 while O2 of MUX2 has no savings. 
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Lemma 4.9: For internal n-bit maximal length LFSR that implements prime 
polynomial xn + xn-1 + xym + …+xy2 + xy1 +1. Where y1 to ym is any run of ascending 
numbers that satisfy y1>1 and ym<n-1. If the first and last cells (C1 and Cn) have been 
chosen for swapping while cell Cn-1 is chosen as selection line, then O1 of MUX1 will 
tal transition savings of 2n-2 while O2 of MUX2 has no savings. 
<n-2. If the last two cells (Cn-1 and Cn) has been 
hosen for swapping while the selection line as cell Cn-2, then the output of MUX1 
n-2
 general shape of the BS-
produce a to
 
Lemma 4.10: For internal n-bit maximal length LFSR that implements prime 
polynomial xn + xn-2 + xym + … + xy2 + xy1 +1. Where y1 to ym is any run of ascending 
numbers that satisfy y1>1 and ym
c
will produce a total transition savings of 2  while MUX2 output has no savings  
 
4.2 Architecture of the Proposed TPG for Scan-Based BIST 
In conventional test-per-scan BIST, one of the LFSR cells is used to feed the single 
scan-chain input of the CUT. If an additional 2x1 multiplexer is added to the system 
such that its input and selection lines are connected with some cells of the LFSR that 
corresponds to one of the configurations mentioned in lemmas 4.3 to 4.10 in order to 
concentrate the transition savings at the output of this multiplexer, then the output of 
the multiplexer will save 50% of the number of transitions produced by any LFSR cell 
that may feed the scan-chain in a scan-based system. Hence, if this output is used to 
feed the scan-chain input, it will reduce the number of transitions at the inputs of the 
scan-chain by 50%, thus, reducing the switching activity in the CUT nodes. This will 
reduce the average power in the CUT, and also it will reduce the peak power that may 
result while scanning in a test vector. Fig. 4.10 shows the
LFSR used in scan-based BIST.  
 
 
Fig.  4.10 BS-LFSR for test-per-scan BIST. 
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Table 4.5 shows which sizes of LFSR [7, 152, 153] (in range between 3 to 60 stages) 
can be configured to satisfy one of the lemmas 4.3 to 4.10 to concentrate the transition 
savings in one multiplexer output. The designer of the systems normally selects the 
pe of the LFSR to be used in the system (internal or external) and its size and ty
characteristic polynomial, once these parameters are known, then the special 
configuration to satisfy one of lemmas 4.3 to 4.10 is determined.  
 
TABLE  4.5. LFSRS THAT SATISFY ONE OR MORE OF LEMMAS 3 TO 10 
 
Lemma LFSR size (in range 3 to 60) that can be configured to satisfy the lemma 
Lemma 4.3A 3, 4, 6, 7, 15, 22, 60 
Lemma 4.3B 3, 4, 6, 7, 15, 22, 60 
Lemma 4.4A 3, 4, 6, 7, 15, 22, 60 
Lemma 4.4B 3, 4, 6, 7,15, 22, 60 
Lemma 4.5 5, 11, 29, 35 
Lemma 4.6 5, 11, 29, 35 
Lemma 4.7 3, 4, 6, 7, 9, 10, 11, 12, 13, 14, 15,16, 17, 18, 19, 20, 21, 23,24, 25, 26,27, 
28, 29, 30, 31, 33, 34, 35, 36, 37, 38,39,41, 42, 43, 4
51, 52, 53, 54, 55, 56, 58, 59 
4, 45, 46, 47, 48, 50, 
Lemma 4.8 5, 8, 11,16, 17, 18, 19,21, 22,24, 25, 26, 27, 29, 31, 32, 35, 40, 41, 42, 44,  
50, 53, 55, 56, 57, 59, 60 
Lemma 4  ,4, 6, 7, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 5, 2
, 29, 30 , 41, , 46, 47, 48, 50, 
, , 5 4
.9 3 , 23,24, 2 6, 27, 
28
51
, 31
3, 5
, 33
, 55
, 34, 35
, 56, 5
, 36, 37
8, 59 
, 38, 39 42, 43, 44, 45
 52
Lemma 4.1  , , 19, 2 ,2 , 2 7, 32, , 41, 42, 44,  
 5 6 , 5 0 
0 5, 8, 11  16, 17, 18 1, 22 4, 25 6, 2 29, 31, 35, 40
50, 53, 5, 5 , 57 9,6
 
It is important t at the o -  er e s umber of ones 
and zeros at the output of l l  pi f dja ells, hence, the 
probabilities o n    a ecified of  s hain re applying the 
test vectors are equal. Hence the p posed design retains an important feature of any 
random TPG, e - u e o utp the multiplexer 
depends on th f R h
value. Hence  t n e ered to be a 
pseudorandom
 
.3 Experimental Results 
A g its 
to evaluate the efficiency of the pro BS-L a wer consumptions 
and their effect on fa v
 
 to no e th  pr posed BS LFSR gen ates th ame n
 mu tip exers after swap ng o  two a cent c
f havi g a 0 or 1 at  sp  cell  the can c  befo
ro
 that of an qui probable outp t stat . Als , the o ut of 
ree dif erent cells of the LFS , eac  of which contains a pseudorandom 
, the expected value at the outpu  ca  also b consid
 value. 
4
roup of experiments was performed on the full scan ISCAS’89 benchmark circu
posed FSR on verage po
ult co erage. 
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In the first set of ex e  a  re  the length of the 
test sequence need a l rag Table 4.6 shows the 
results for a set of 2 c be  n, m, and PI refer to 
the sizes of the LFS  n-c n, and the number of 
primary inputs of U i  la ed RF indicates the 
percentage of redun  indicates the target fault coverage 
where redundant faults are included, while n labelled EFC is used to 
indicate the effectiv fau are not included (e.g. 
in S444 the FC of ich presents 2.95% of the 
total number of fa .4% f detectable faults in 
S444). The last thr  by deterministic test (i.e. 
the optimal test v l LFSR, and the 
proposed BS-LFSR for scan-based BIST. The 
LFSR can still a e   co age a enti l LFSR for many 
circuits (better fa er in  of  teste rcu
 
The second set o ri ed valu e FS  reducing average 
power while scanning a test vector in scan-based circu r each benchmark circuit, 
the same numbers of conventional LFSR and BS-LFSR patterns are applied to the full 
scan configuration. Table 4.7 shows the obtained results for the same 20 ISCAS’89 
benchmark circu a 6  co n labelled TL refers to the number of test 
vectors applied to the C t tw olu e fault coverage (FC), and 
average weighte  pe ock ( avg) obtained by using the 
conventional LF e  olu  sho C SA  obtained by using 
the BS-LFSR. Finally, the last column shows the savings in average power by using 
the BS-LFSR. No t of ts a  in e  of the benchmark 
ircuits and the size of the used LFSR can be found in table 4.6. 
 
omparison with a technique published previously by another 
fault coverage (FC), and average power reduction (WSAavg). It is clear that the 
proposed method is better for most of the circuits not only in average power 
perim nts, the BS-LFSR is ev luated garding
ed to chieve a specified fau t-cove e. 
0 ben hmark circuits. The columns la lled
R, the number of flip-flops in the sca hai
the C T, respect vely. The column bell
dant faults in the CUT and FC
 the colum
e fault coverage where the redundant lts 
96.5% includes the redundant faults wh  re
ults, hence 96.5% is equivalent to 99  o
ee columns show the test length needed  a 
ector set is stored in a ROM), a conventiona
results in table 4.6 show that the BS-
chiev better fault ver t  han conv ona
ult cov age  42%  the d ci its). 
f expe ments is us to e ate th  BS-L R in
its. Fo
its as t ble 4. . The lum
UT. The nex o c mns show th
d switching activity r cl  cycle WSA
SR. Th next two c mns w F and W avg
te tha  the number inpu nd flip-flops ach
c
In order to provide a c
author [42], table 4.8 compares the results obtained by the proposed technique with 
those obtained in [42] where a 2-input AND gate is used since a 3-input AND gate 
will degrade the FC although it achieves better results regarding WSA reduction (i.e. 
k= 2, refer to section 2.1.1 for more details). Table 4.8 compares the test length (TL), 
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reduction, but also in the test length needed to obtain good fault coverage. The last 
row in table 4.8 shows that the overall average of TL, and WSAavg savings obtained 
y the proposed method is better than those obtained in [42] . b
 
TABLE  4.6.   TEST LENGTH NEEDED TO GET TARGET FAULT COVERAGE FOR LFSR AND BS-LFSR. 
 
Test Length Circuit n m PI RF% FC% EFC% Det. LFSR BS-LFSR  
S208 22 8 11 0 100 100 29 2820 2850 
S298 19 14 3 0 100 100 31 680 630 
S344 26 15 9 0 100 100 21 160 160 
S349 21 15 9 0.57 99.2 99.8 20 930 1070 
S420 32 16 19 0 98.0 98.0 51 2450 2510 
S444 24 21 3 2.95 96.5 99.4 31 4560 4370 
S526 24 21 3 0.18 98.5 98.7 59 5970 6630 
S641 32 19 35 0 98.0 98.0 53 5120 4910 
S838 32 32 35 0 86.5 86.5 90 8160 8460 
S953 30 29 16 0 98.5 98.5 87 6760 7140 
S1196 30 18 14 0 97.0 97.0 131 3750 3680 
S1238 30 18 14 5.09 91.3 96.2 141 3890 3560 
S1423 35 74 17 0.92 99.0 99.9 62 4420 4950 
S5378 40 179 35 0.88 98.0 98.9 244 30110 33700 
S9234 40 228 19 6.52 90.0 96.3 367 397800 401930 
S13207 60 669 31 1.54 95.0 96.5 455 49660 47400 
S15850 60 597 14 3.32 91.5 94.6 403 31940 33590 
S35932 64 1728 35 10.19 89.8 100 63 18700 16640 
S38417 64 1636 28 0.53 96.5 97.0 849 118580 125520 
S38584 64 1452 12 4.15 94.0 98.0 632 43530 39660 
 
 
TABLE  4.7. EXPERIMENTAL RESULTS OF AVERAGE POWER REDUCTION OBTAINED BY USING THE 
PROPOSED TECHNIQUES. 
LFSR BS-LFSR Circuit TL FC% WSA FC% WSA
%WSA
avg avg
avg
Savings 
S208 3000 100 4 42 18.47 100 10.7
S298 700 100 2 31 37.05 100 25.6
S344 200 100 41.61 100 26.83 36 
S349 1000 99.31 54.84 99.18 39.09 29 
S420 3000 98.64 25.33 98.62 14.11 44 
S444 3000 96.39 43.81 96.21 31.43 28 
S526 8000 98.81 62.36 99.09 40.32 35 
S641 3000 97.84 48.27 97.51 27.91 42 
S838 20000 96.15 45.62 96.08 21.72 52 
S953 6000 97.67 36.52 97.45 26.60 27 
S1196 2000 95.33 26.92 95.48 14.37 47 
S1238 3000 91.11 41.58 90.93 20.17 51 
S1423 2000 97.77 180.06 97.77 105.75 41 
S5378 40000 98.42 518.32 98.44 421.82 19 
S9234 100000 87.27 1347.66 87.26 690.38 49 
S13207 100000 96.45 2704.80 96.46 1093.64 60 
S15850 100000 94.75 2365.79 94.74 1445.81 39 
S35932 200 87.88 3621.43 87.89 1645.58 55 
S38417 100000 95.73 5131.52 95.67 2807.46 45 
S38584 100000 94.46 6007.38 94.49 3496.20 42 
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TABLE  4.8 COMPARISON WITH RESULTS OBTAINED IN [42] 
Results in [42] Results of proposed method Circuit TL FC %WSAav TL FC %WSAav
S208 4096 100 19 3000 100 42 
S298 1024 100 22 700 100 31 
S344 256 100 33 200 100 36 
S349 1024 99.27 32 1000 99.18 29 
S420 4096 98.24 25 3000 98.62 44 
S444 4096 96.39 25 3000 96.21 28 
S526 16384 98.82 32 8000 99.09 35 
S641 4096 97.72 26 3000 97.51 42 
S838 4096 92.73 30 20000 96.08 52 
S953 8192 99.32 17 6000 97.45 27 
S1196 4096 95.57 11 2000 95.48 47 
S1238 4096 89.65 11 3000 90.93 51 
S1423 2048 97.81 35 2000 97.77 41 
S5378 65536 98.22 26 40000 98.44 19 
S9234 524288 91.47 39 100000 87.26 49 
S13207 132072 97.33 28 100000 96.46 60 
S15850 132072 94.87 36 100000 94.74 39 
S35932 128 87.84 33 200 87.89 55 
S38417 132072 94.42 34 100000 95.67 45 
S38584 132072 95.71 38 100000 94.49 42 
AVG 58792 96.26 28 29755 96.16 41 
 
 
4.4 Conclusion 
This chapter started from the two observations described in chapter 3 in order to 
extend the BS-LFSR proposed there to be applicable for test-per-scan BIST. 
Furthermore, some new lemmas have been added to show how the savings in the 
number of transitions while scanning-in a test vector in the scan-chain can be doubled 
 reach 50%. This significantly reduces the switching activity in the CUT as shown 
in the experimental results. 
The e n fault coverage, hardware area overhead, and test 
application time have been shown to be negligible. Comparison between the proposed 
 
to
 
ffect of the proposed design o
technique and another one proposed previously by another author [42] shows that the 
BS-LFSR for test-per-scan circuits can achieve better results in power consumption 
(90% of the tested benchmark circuit)  and test length (Also 90% of them). 
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5 RLFSR as a Multi-Degree Smoother for Test-per-
Scan BIST 
 
se a rotational technique applied to a group of output cells in the LFSR. The 
e multiplexer is determined by the 
esired smoothing degree. When the smoothed sequence of the LFSR is used to feed 
the test patterns in test-per-scan BIST, it reduces the number of transitions that occur 
at the n the 
oothing degree, and hence reduces switching activity in the CUT during test 
st application time. The presented technique is 
an achieve slightly 
existing techniques. Also, the regularity of 
 
 
This chapter presents a smoothing technique for the output sequence of LFSRs to 
reduce power consumption in test-per-scan BIST applications. This chapter 
generalises the theory and application of the approach of chapter 3 and chapter 4 to
u
swapping techniques presented in chapter 3 and 4 are special cases of rotation where 
the group contains only 2 bits. 
 
 The proposed smoother is implemented by adding one multiplexer between the LFSR 
and the input to a single scan-chain. The size of th
d
scan-chain input during scan shift operations by 25% to 50% depending o
sm
application. The proposed technique can be extended to multiple scan-chain BIST, 
also to test-per-clock applications. Various properties of the proposed technique and 
the methodology of the design are presented in this chapter. Experimental results for 
the ISCAS’89 benchmark circuits show that the proposed design can reduce the 
switching activity while scanning in a test vector by up to 55% with a negligible 
effect on the fault coverage and te
based on some new theoretical concepts and the proposed design c
better results when compared with another 
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the proposed design makes it easy to combine it with other techniques for low power 
test in order to achieve extra power reduction. This chapter is organised as follows: 
section 5.1 presents the theory and the key ideas about the proposed design; it 
discusses the main lemmas and the proofs of these lemmas, as well as some 
illustrative examples. In section 5.2, the methodology to extend the design for 
multiple scan-chains is presented. The main properties and features of the proposed 
tion 5.4 shows the experimental results 
obta lts 
f conventional LFSR and with other existing technique. Finally, section 5.5 discusses 
oothing the output sequence of an LFSR before applying 
 of the extra multiplexer. The smoothing degree 
e number of selection lines in the multiplexer. In a conventional system, 
lexer is present, one LFSR cell always feeds the scan-chain input and 
.e. no smoothing is present). If a 2 x 1 
er is used, where one selection line is needed, then the smoothing degree is 
k 
design are presented in section 5.3. Sec
ined using the proposed design; also it compares the obtained results with resu
o
the main conclusions of this chapter.  
 
5.1 Key Ideas to Reduce the Transitions at the Output 
Sequences of LFSR 
The proposed design for sm
it to the scan-chain input is based on some lemmas about transition counts of LFSRs. 
Before going into these lemmas, we start with some important definitions. 
 
Definition 5.1: A group of cells (2 cells or more), in an internal or external LFSR, are 
considered to be adjacent cells if the output of the first cell feeds the input of the 
second cell directly without an intervening XOR gate, and the output of the second 
cell feeds the input of the third one directly without an intervening XOR gate and so 
on. Otherwise, they are not considered to constitute a group of adjacent cells. 
 
Definition 5.2: The smoothing degree of the output sequence of an LFSR is 
completely dependent on the size
equals th
where no multip
this is considered as smoothing degree 0 (i
multiplex
1. When a 2 x 1 multiplexer is used, where k selection lines are required, then the 
smoothing degree is k. 
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This section will develop a general theory of the savings caused by various degrees of 
othing. Zeroth order and first order smoothing correspond to situations already 
sidered in previous chapters, and are briefly recapitulated in lemmas 5.1 and 5.2. 
s is then
smo
con
Thi  followed by the development of a general result for kth order smoothing.  
Lem
one n input as shown in 
to 1
Thi
 
ma 5.1 (Zero order smoothing): For a conventional scan-based scheme, where 
 cell of a maximal length n-stage LFSR feeds the scan-chai
Fig. 5.1 (i.e. smoothing degree 0), then the total number of transitions (moving from 0 
 or 1 to 0) at the scan-chain input after running 2n clock cycles is 2n-1 transitions. 
s result has already been proved in section 3.1. 
 
 
 
 
Fig.  5.1. Conventional scan-based BIST where one cell directly feeds the scan-chain 
 
Lemma 5.2 (smoothing of degree 1): If a 2x1 multiplexer is used to feed the scan-
the input lines of the multiplexer are 
 with a third cell, then the number of transitions at the output of the 
roduced by any LFSR cell. 
chain input as shown in Fig. 5.2, where 
connected with two adjacent cells of the n-stage LFSR, and the selection line is 
connected
multiplexer (scan-chain input) will be 25% less than the number of transitions that 
will be p
This result has already been proved in section 3.1 and section 4.1. 
 
 
 
Fig.  5.2. Smoothing degree k =1, where 2 cells feed the scan-chain through a multiplexer. 
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Lemma 5.3 (smoothing of degree 2): If a 4x1 multiplexer is used to feed the scan-
chain input as shown in Fig. 5.3, where the input lines of the multiplexer are 
ur adjacent cells are connected with the input lines of the multiplexer 
ement that guarantees the reduction of the transitions as shown in 
ngem
tly in one of the four possible states (say 00) that selects one of the 
connected with four adjacent cells of the n-stage LFSR, and the selection lines are 
connected with another two adjacent cells, then the number of transitions at the output 
of the multiplexer (the scan-chain input) will be 37.5% less than the number of 
transitions that will be produced by any LFSR cell. 
 
Note 5.1: The fo
in a special arrang
Fig. 5.3. The reason for this arra ent is as follows. If the two adjacent selection 
lines are curren
four cells to feed into the scan-chain (say cell x in Fig. 5.3), then in the next clock 
cycle these selection lines will take one of two possible values (either 00 or 10. It is 
impossible to go from 00 to 01 or 11 since the two selection lines are adjacent cells, 
hence in the next clock cycle the second cell takes the value of the first cell in the 
present clock cycle). One of these two values (10 in this case, since 00 already selects 
cell x) should select the subsequent cell to cell x (cell x+1 in Fig. 5.3) in order to have 
the possibility to save a transition. 
 
 
 
 
Fig.  5.3.   Smoothing degree k =2, where 4 cells feed the scan-chain through a multiplexer. 
- When the selection lines in the present clock cycle select cell x to feed the scan 
 x+1 in the next clock cycle, while at the same time cell x in 
 
 
Proof: A saving in transitions at the scan-chain input in Fig. 5.3 will happen only in 
three cases. These cases are: 
 
1
chain and selects cell
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the present state has a different value from the next state (i.e. a transition occurs in 
cell x). 
2- When the selection lines select cell x+1in the current cycle and cell x+2 in the 
ll the three cases above have an equal share in reducing the number of transitions. In 
nd the probability that it will select cell x+1 in the next state is ½ (note 5.1). Also, 
ock cycle is ½ (lemma 5.1), then each case has a probability of a transition 
1). 
nd so the total probability of transition savings is given by PSaving(deg.2) in equation 
FSR runs for 2  cycles, going through all of its possible states, the 
itions (T ) is 
5.3) 
next cycle, while at the same time cell x+1 in the present state has a different 
value from the next state (i.e. a transition occurs in cell x+1). 
3- When the selection lines select cell x+2 in the current cycle and cell x+3 in the 
next cycle, while at the same time cell x+2 in the present state has a different 
value from the next state (i.e. a transition occurs in cell x+2).  
 
A
the first case the probability that the selection lines select cell x at present state is ¼, 
a
the probability of a transition at cell x on moving from the present clock cycle to the 
next cl
saving given by PSaving/case(deg.2) in equation (5.
 
                                     PSaving/case(deg.2) = ¼ × ½ × ½ = 1/16                                      (5.1) 
 
A
(5.2). 
 
                                     PSaving(deg.2) = 3 × PSaving/case(deg.2) = 3/16                                (5.2) 
 
Hence, if the L n
number of saved trans Saved(deg.2) given by equation (5.3). 
 
                                     TSaved(deg.2) = 3/16 × 2n = 3 × 2n-4                                          (
 
If we divide this figure by the total number of transitions produced by each cell of 
LFSR (which is 2n-1 as shown by lemma 5.1), then %TSaved(deg.2) will be given by 
equation (5.4). 
 
                                     %TSaved(deg.2) = (3 × 2n-4) / 2n-1 = 3/8 = 37.5%                      (5.4) 
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Lemma 5.4 (general rule for smoothing of degree k): If a 2k x 1 multiplexer, with k 
selection lines, is used to feed the scan-chain input, where the input lines of the 
multiplexer are connected with 2k adjacent cells of the n-stage LFSR, while the 
selection lines are connected with another k adjacent cells, then the percentage of 
ransitions saved at the output of the multiplexer (scan-chain input) is given by 
e
 
                     
t
quation (5.5). 
 ∑+ −1       %TSaved(deg.k) =
=
2
k
n -(k+1) =  (2k – 1)/2k+1           (5.5) 
                     
Proof: Firstly, th ls re nn with the input lines of the 
multiplexer in nsitions (this 
ent is 5.1). Since there are k adjacent 
lection lines, if they are currently in one of the 2k possible states that selects one of 
the cells to feed the scan-chain (say cell x), then in the next clock cycle the selection 
lines will be only in one of two possible values (because all of the selection lines are 
adjacent and each cell takes its current value from its predecessor cell in the previous 
clock cycle), one of these two values of the selection lines should select the 
subsequent cell for cell x (i.e. cell x+1). 
 
Saving in transitions at the scan-chain input will happen in 2k-1 cases. These cases 
2n
= 2-2+2-3+…+2
  
e 2k adjacent cel a co ected 
 a s cial rr gem nt at g a ntees a reduct n  the trape  a an e  th u ra io of
arrangem described later, and shown in table 
se
are: 
Case 1: When the selection lines in the present clock cycle select cell x to feed the 
can chain and selects cell x+1 in the next clock cycle, while at the same time cell x in 
cell x). 
s
the present state has a different value from the next state (a transition occurs in 
 
Case 2: When the selection lines select cell x+1in the current cycle and cell x+2 in the 
following cycle, while at the same time cell x+1 in the present state has a different 
 and similarly until… 
value from the next state (a transition occurs in cell x+1). 
 
…
 
Case 2k – 1: When the selection lines select cell x+2k - 2 in the current cycle and cell 
x+2k - 1 in the next cycle, while at the same time cell x+2k - 2 in the present state has a 
ifferent value from the next state (a transition occurs in x+2k - 2).  d
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All the (2k – 1) cases above have an equal share in reducing the number of transitions. 
In the first case the probability that the selection lines select cell x at the present state 
is 1/2k, and the probability that it will select cell x+1 in the next state is ½. Also, the 
probability of a transition at cell x on moving from the present clock cycle to the next 
clock cycle is ½ (lemma 5.1), then each case has a saving given by PSaving/case(deg.k) in 
quation (5.6). 
 
                                         PSaving/case(deg.k) = 1/2k × ½ × ½ = 1/2k+2                          (5.6) 
tion 
e
  
 
And so the total probability of transition savings is given by PSaving(deg.k) in equa
(5.7). 
 
                               PSaving(deg.k) = (2k – 1) ×  PSaving/case(deg.k)  = (2k – 1)/2k+2           (5.7) 
 
Hence, if the LFSR runs for 2n cycles to go through all of its possible states, the 
number of saved transitions (TSaved(deg.k)) is given by equation (5.8). 
 
                            TSaved(deg.k) = PSaving(deg.k) × 2n  =  ((2k – 1)/2k+2) × 2n                   (5.8) 
 
If we divide this figure by the total number of transitions produced by each cell of 
LFSR (which is 2n-1 as stated in lemma 5.1), then %TSaved(deg.k) will be as given in 
equation (5.5). 
                             %TSaved(deg.k) = TSaved(deg.k) / 2n-1 = (2k – 1)/2k+1                            (5.5) 
 
                                                   = ∑+
=
x to Cx+(2k-1)) while the multiplexer inputs are 
dicated by (In0 to In(2k-1)). This table can be extended to any smoothing degree; the 
only consideration that should be observed while doing this is that the connection 
−1
2
2
k
n
n = 2-2+2-3+…+2-(k+1)                                 (5.5) 
 
Equation (5.5) shows that the percentage transition reduction is exponentially 
decreasing with k, and the series converges to ½ as k tends to infinity. Hence, in most 
cases it is sufficient to use a smoothing degree of up to k = 4. Table 5.1 shows for 
different smoothing degrees one of the possible connections between the input lines of 
the multiplexer and the adjacent cells that connect with them to guarantee a reduction 
in the number of transitions in the ratio given by equation (5.5). The 2k adjacent cells 
of the LFSR are indicated by cells (C
in
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relationship is one to one, and the cells are selected to be connected with the 
multiplexer in a way which is similar to note 5.1. 
 
 
TABLE  5.1. CONNECTIONS BETWEEN LFSR CELLS AND INPUT LINES OF MULTIPLEXER FOR DIFFERENT 
VALUES OF K 
k Connections 
1 Cx→In0 , Cx+1→In1
2 Cx→In0 , Cx+1→In2 , Cx+2→In3 , Cx+3→In1
3 Cx→In0 , Cx+1→In , C →In , C →In , C →In , C →In , 
C
4 x+2 6 x+3 7 x+4 3 x+5 5 
→In1x+6→In2 , Cx+7
4 Cx→In0 , Cx+1→In8 , Cx+2→In4 , Cx+3→In2 , Cx+4→In9 ,Cx+5→In12 , 
Cx+6→In6 , Cx+7→In11, Cx+8→In5,Cx+9→In10,Cx+10→In13,Cx+11→In14, 
Cx+12→In15,Cx+13→In7,Cx+14→In3,Cx+15→In1
 
 
Example 5.1: Fig. 5.4 shows an internal 7-bit LFSR that implements prime 
polynomial x7 + x + 1 with an additional 4x1 multiplexer (smoothing degree k = 2). 
The selection lines of the multiplexer are connected with adjacent cells ‘b’ and ‘c’ 
while the input lines are connected with adjacent cells ‘d’, ‘e’, ‘f’, and ‘g’. If the 
7 = 128 clock cycles starting from seed “1111111” while assuming 
that cell ‘g’ is feeding the scan-chain input as in any conventional BIST then ‘g’ will 
take the sequence 
“11111100000010000011000010100011110010001011001110101001111101000011
100010010011011010110111101100011010010111011100110010101011”.  
 
This gives a total number of transitions = 64 (exactly as stated in lemma 5.1).  
 
Now if the output of the multiplexer is used to feed the scan chain, then ‘out’ will take 
the following sequence 
“11100000010000001000000100000011110010001110011011110011111000000100
111011111111000011100111100001011000111111111111100010010111”.  
 
This gives a total number of transitions = 40 transitions, which means that 24 
transitions have been saved, which is 37.5% of the number of transitions originally 
produced by cell ‘g’. This is in exact conformity with lemma 5.4. 
 
 
LFSR runs for 2
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Fig.  5.4    7-bit internal LFSR with 4x1 multiplexer to get a smoothing degree k =2. 
-Chain BIST 
hains. The presence of the multiplexers between 
the LFSR cells and the scan-chains breaks the structural dependency of the patterns 
generated by a conventional LFSR, and hence act as a phase shifter (see section 1.8 
for more details about phase shifters). For example, if the LFSR in Fig. 5.4 is 
extended in order to be used to feed four scan-chains as shown in Fig. 5.5(a), then it 
saves the number of transitions in each scan-chain as proved in equation (5.5). It is 
important to note that in Fig. 5.5(a) the same LFSR cells are connected with the 
selection lines of all multiplexers, while another four cells of the LFSR are connected 
with the data lines of all multiplexers but with different order in each multiplexer. Fig. 
5.5(b) shows that each multiplexer is connected to four cells (no cell has double 
connection in the same MUX, see columns labelled by Mux1 to Mux4 in Fig. 5.5(b) ), 
and in the same time for any value of the selection lines, the outputs of the four 
multiplexers will be set to the output of the four different cells, but in a different 
permutation (i.e. each row in Fig. 5.5(b) has four different cells, and each column has 
four different cells). Furthermore, each row is the same as its adjacent row with one 
cell rotation, and each column is the same as its adjacent column with one cell 
rotation. The top and bottom rows are considered to be adjacent and the left and right 
columns are considered to be adjacent. The order of the selection lines in this case are 
00, 10, 11, and 01 respectively as shown in table 5.1. The design shown in Fig. 5.5(a) 
is called rotational LFSR (RLFSR). 
 
 
5.2 Extending the Design for Multiple Scan
The proposed design of the previous section can be extended to be used with multiple 
scan-chain BIST. In this case the number of extra multiplexers needed in the system is 
equivalent to the number of scan-c
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Fig.  5.5 (a) Extending the smoothing technique for multiple scan-chains, (b) the rotational 
property of the proposed design 
 
sing the proposed design, where the multiplexers are used to feed the scan-chains, U
decreases the correlation between adjacent scan chains (achieving an effect similar to 
phase shifting) since the next value to be loaded in the scan-chains depends not only 
on the value of the cells connected with the multiplexers’ data lines, but also on the 
value of the selection lines.  
 
In order to test how effectively the structural dependencies are removed by the 
proposed design, a simple correlation test was performed [7] on the sequences a and b 
entering the different scan chains. The correlation is defined by mapping the original 
sequences ai and bi whose elements are 1 or 0, into new sequences a’i and b’i whose 
elements are +1 or -1, respectively. The correlation C is then defined as in equation 
(5.9) 
 
                                                       
1
1( ) ' '
p
i i
i
C a b
p τ
τ −
=
= ∑                                           (5.9) 
 
where p=2n-1 and n is the length of the LFSR and τ is a delay measured in clock 
cycles. 
 
In the simple correlation test, a 36-bit LFSR was used; where 32-bits are used to feed 
32 scan-chains using different smoothing degrees (smoothing degrees of 0, 1, 2, 3, 
and 4) and 50,000 test patterns were generated. Table 5.2 shows the overall results of 
this test. The correlation test is performed for C(1) between the contents of scan chain 
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1 and scan chain 2, C(2) between chain 1 and 3, and so on. The overall average is 
tabulated. From these results it is clear that the multiplexers significantly reduce the 
correlation compared with a conventional LFSR (smoothing degree 0), and the 
RLFSR can be used in multiple scan-chains with a negligible degradation in the fault 
coverage. Nevertheless, the multiplexers do not behave as an ideal phase-shifter since 
an ideal phase shifter should have a correlation value of 1/2n-1 if the correlation is 
applied to the entire m-sequence. 
 
TABLE  5.2: CORRELATION TEST FOR THE RLFSR WHEN USED IN MULTIPLE SCAN-CHAINS BIST 
Smoothing Degree 0 1 2 3 4 
Multiplexers Size No Mux 2x1 4x1  8x1 16x1 
Autocorrelation 1 0.034 0.021 0.019 0.036 
 
 
g smoothing approaches (e.g. [42, 50]) have not 
 Proposed Design 
he properties of the proposed design make the proposed smoothing technique and 
but with a different order that guarantees reducing the number of transition in each 
 UT b e n equation (5.5). Fig. 5.6 shows an example 
Previous papers by other authors usin
addressed the correlation properties of the resulting sequences, so it is not possible to 
give a comparison with their results.  
 
5.3 Key Properties of the
T
the proposed RLFSR a good choice when a low power pseudorandom TPG is needed. 
The most important properties are: 
• The proposed design generates the same number of ones and zeros at the output of 
the multiplexers, hence, the probabilities of having a 0 or 1 at a specific cell of the 
scan chain before applying the test vectors are equal. Hence the proposed design 
retains an important feature of any random TPG. Also, the output of the 
multiplexer depends on many different cells of the LFSR, each of which contains 
a pseudorandom value. Hence, the expected value at the output can also be 
considered to be a pseudorandom value.  
• If the RLFSR is used to generate test patterns for either test-per-clock BIST or for 
the primary inputs of a scan-based sequential circuit (assuming that they are 
directly accessible), then the same exhaustive set of test patterns produced by a 
conventional LFSR will be produced by the proposed RLFSR with no repetition 
input of the C y th value given i
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where an n-bit RLFSR with ing degree used to generate ectors for 
an n-input CUT in a test-per-clock BI  F e ls  n 
g. .6 e  a c in d ne  w e selection 
kx1 lexers. cells co d with e  li are 
 t c ted it  d nes the 
F   i  g  2 cen lls, 
  u e  l p ible 
vectors will be produced at the output of an LFSR exactly once during a complete 
UT inputs using the RLFSR.  
 
 smooth  k is  test v
ST. In this case k L SR c lls (cel  n-k to
in Fi  5 ) are n eded to act s sele tion l es an con cted ith th
lines of all 2 multip  The nnecte  the s lection nes 
excluded from rotation (i.e. hey are not onnec  w h the ata li  of 
multiplexers), and all other L SR cells are divided nto roups k adja t ce
where each group is connected with a group of 2k m ltipl xers.  Since al oss
run of   2n - 1   clock   cycles,   the   RLFSR will map each produced vector either 
to itself or to another vector depends on the value of selection lines. Furthermore, 
if an original vector (say v1) at LFSR outputs is mapped to another vector (say v2) 
at the inputs of the CUT, then there is another vector (say v3) at the LFSR outputs 
that will be mapped to the original vector (v1) at the inputs of the CUT. The 
mapping relation is one to one (because the selection lines are excluded from 
swapping and directly connected with the CUT inputs), which guarantees that the 
exhaustive set can still be applied to the C
 
 
Fig.  5.6    The Architecture of the RLFSR for test-per-clock BIST 
 
For example, if we consider a 6-bit LFSR that generates test vectors to a 6-input CUT, 
using the RLFSR with smoothing degree 2 (i.e. 2 selection lines – cells 5 and 6 of the 
LFSR – and four 4x1 multiplexers are needed where cells 1 to 4 of the LFSR are 
connected with the data lines of the multiplexers in a way similar to the one in Fig. 
5.5(a)). Assuming the case where the selection lines (cells 5 and 6 of the LFSR) have 
the value “01”, then 16 vectors will be produced in the exhaustive set of test patterns 
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at the output of the conventional LFSR for the value “01” in the selection lines. 
However, the value in the selection lines will map each vector to another vector (but 
in both vectors the selection lines still have the same value since they are directly 
connected with the CUT as shown in Fig. 5.6). Fig. 5.7 shows the mapping between 
the vectors at the outputs of the conventional LFSR and the vectors at the inputs of the 
CUT (outputs of the proposed RLFSR). It is clear that all vectors are still produced 
using the RLFSR when selection lines are 01 but with different order. The same thing 
can be tested for other values of the selection lines. 
 
 
Fig.  5.7 The mapping from LFSR to RLFSR is one-to-one 
.4 Experimental Results 
moother was evaluated using a set of experiments performed on the 
SCAS’89 benchmark circuits. The experiments are not only to evaluate the average 
ower savings, but also to evaluate the effect of the smoothed patterns on fault 
overage and test application time.  
In the first set of experiments the same number of conventional LFSR and smoothed 
ark circuit to evaluate the average power reduction 
and t can 
ISCA 9  are 
sed to refer to the number of primary inputs and scan-chain flip-flops respectively. 
he number of stages of the LFSR is labelled by column n. The applied test length is 
dicated by TL. For the normal and the smoothed patterns the columns labelled FC 
 
5
The proposed s
I
p
c
 
patterns is applied to each benchm
he achieved fault coverage. Table 5.3 shows the results for different full-s
S’8  benchmark circuits. For each circuit, the columns labelled by PI and SI
u
T
in
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and WSA are used to refer to the achieved fault coverage and the average weighted 
switching activity per clock cycle (while scanning in the sequence of test vectors) in 
the CUT respectively. Finally, for smoothing degrees 3 and 4 (k=3 and k=4), the 
“WSA Red%” shows the percentage of the WSA savings using a smoother of degree 
3 and 4, respectively. It is clear from the table that the smoothed patterns of the 
proposed design have a negligible effect in fault coverage. 
 
TABLE  5.3. EXPERIMENTAL RESULTS OF THE PROPOSED DESIGN FOR K=3 AND K=4 
Smoothed Patterns  Conventional 
patterns K=3 K=4 CKT PI SI n TL 
FC% WSA FC% WSA WSA Red% FC% WSA 
WSA  
Red% 
S349 9 15 20 1000 99.17 51.21 99.27 38.14 26 98.97 35.09 31 
S420 19 16 24 3000 98.61 27.36 98.59 17.27 37 98.61 16.27 41 
S444 3 21 19 3000 96.42 54.82 95.81 40.84 26 95.81 39.39 28 
S953 16 29 22 5000 97.61 29.85 97.28 22.53 25 97.19 21.28 29 
S1423 17 74 30 2000 97.15 162.07 97.42 105.47 35 97.27 98.08 39 
S5378 35 179 40 36000 98.27 580.74 98.27 457.95 21 97.92 436.49 25 
S9234 19 228 50 200000 88.83 1341.8 89.06 783.19 42 88.81 735.6 45 
S13207 31 669 60 100000 97.22 2271.63 96.31 1169.2 49 95.84 1027.75 55 
 
 
Table 5.4 compares the results obtained using the proposed design  (k = 3) with 
results obtained in [42] using a 2-input AND gate (refer to section 2.1.1). Table 5.4 
compares the test length (TL), fault coverage (FC), and average power reduction 
(WSA Red %). It is clear that the proposed design in this chapter can achieve slightly 
etter results in WSA reduction. Also it is clear that the proposed design can still get 
ESULTS 
FOUND IN [42]. 
Results in [42] Results of the proposed design 
b
comparable fault coverage with those obtained in [42] while using a shorter test 
length. This gives an indication that the randomness properties of the proposed design 
are better than the design presented in [42]. 
 
TABLE  5.4: COMPARISON BETWEEN THE RESULTS OBTAINED BY THE PROPOSED DESIGN AND R
Circuits TL FC WSA Red% TL FC WSA Red% 
S349 1,024 99.27 32 1,000 99.27 26 
S420 4,096 98.24 25 3,000 98.59 37 
S444 4,096 96.39 25 3,000 95.81 26 
S953 8,192 99.32 17 5,000 97.28 25 
S1423 2,048 97.81 35 2,000 97.42 35 
S5378 65,536 98.22 26 36,000 98.27 21 
S9234 524,288 91.47 39 200,000 89.06 42 
S13207 132,072 97.33 28 100,000 96.31 49 
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5.5 Conclusion 
This chapter has presented a novel technique to smooth the test patterns before 
applying them to the CUT in scan-based circuits. The proposed technique can achieve 
multi-level degrees of smoothing with only one multiplexer as hardware area 
overhead. Also it can be extended to be used in multiple-scan-chains and in test-per-
clock BIST. Experimental results on the full scan ISCAS’89 benchmark circuits show 
an average power reduction of up to 55%. The effect of the proposed technique in the 
fault coverage, test application time, and hardware area overhead is negligible (only 
one multiplexer). Comparisons between the proposed design and another previously 
published method show that the proposed method in this chapter is slightly better 
regarding average power reduction.  
 
The proposed design is concerned mainly with reducing the transitions at the scan-
test patterns. It can be easily be combined with 
as scan-chain ordering techniques (e.g. [58-62]
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
chain input while scanning in 
algorithms that reduce the transitions while scanning out the captured response such 
) to get better results in power savings. 
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6 Two-Phase Scan-Chain Ordering Algorithm 
 
 
 
This chapter presents a two-phase scan-chain ordering algorithm that aims to reduce 
verage and peak power in the CUT while scanning in a new test vector, scanning out 
pha
sca
reo
Thi
alg
 
In 
pro
wil
also
pha onnect 
e cells that are most likely to have the same value in the captured response together. 
a
the captured response, or while applying the test vector in the capture cycle. The first 
se aims to reduce the scanning (shifting) average and peak power (i.e. while 
nning in a test vector or scanning out a captured response), while the second phase 
rders some cells in the scan-chain to reduce the capture power in the test cycle. 
s is in contrast to many techniques proposed in the literature, in which the ordering 
orithm either targets scan power or capture power, but not both at the same time.  
this chapter, a new scan-chain ordering algorithm which has two phases is 
posed and combined with the BS-LFSR from previous chapters. The BS-LFSR 
l reduce the average and peak power consumption while scanning in a test vector, 
 some of its properties will be used in phase 2 of the ordering algorithm. The first 
se of the ordering algorithm will reorder the scan-chain cells such as to c
th
This will reduce the number of transitions in the scan-chain while scanning out the 
captured response. On the other hand, the second phase will use some features of the 
BS-LFSR to modify the scan-chain order achieved in phase 1 in order to minimise the 
Hamming distance between the applied test vector and the captured response in the 
test cycle, and hence reducing the peak power that may result in this cycle.  
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This chapter is organised as follows: section 6.1 discusses the sources of peak power 
violation in scan-based testing. Section 6.2 shows the algorithm of phase 1 of the two-
phase ordering algorithm. Phase 2 of the scan-chain ordering algorithm is presented in 
section 6.3. Section 6.4 shows the experimental results and comparison with other 
previous works, while section 6.5 states the main conclusions of this chapter.  
 
6.1 Sources of Peak Power Violation in Scan Testing 
In full scan-based BIST, each test vector needs m clock cycles to be scanned into the 
an chain (where m is the number of flip-flops in the full scan-chain); another clock 
cycle is needed to apply the scanned test vector to the CUT and to capture the 
response in the scan-chain. Fina l r o scan out the 
captured respon sig u n  in lel wi nning new test vector. 
Hence, the peak  violat c
1. Loading a n   ase st vec  be s to the scan-
chain has m sition t  the ecutiv  as a  of uncorrelated 
test patterns produced by a random TPG such as the LFSR. If this is the source of 
peak power violation then the can clock (i.e. the m k cycle), while 
loading a test vector and unloading a captured response, has a number of 
transitions equal or greater than any other clock cycle in that scan cycle. For 
s 101010, then in 
 
sc
lly, the next m c ock cycles a e used t
se for nat re a alysis  paral th sca  in a 
 power ion ould be caused by one of the following sources 
ew test vector: In this c  the te tor to canned in
any tran s be ween  cons e bits result
last s ning th cloc
example, if the test vector to be loaded into a 6-cell scan-chain i
the 6th clock cycle all flip-flops (or all except one, depending on the last bit of the
scanned-out captured response) will have transitions which cause a high switching 
activity in the CUT. In this paper, this problem will be tackled using the BS-LFSR 
as a low transition TPG. 
 
2. Unloading the captured response: In this case the captured response in the scan-
chain has many transitions between the adjacent cells as a result of the applied test 
vector in the test cycle. If this is the source of peak power violation then the first 
scanning clock cycle, while unloading the captured response and loading a new 
test vector, has a number of transitions equal or greater than any other clock cycle 
in that scan cycle. For example, if the captured response is 010101 in a 6-cell scan 
chain, then in the first clock cycle all flip-flops (or all except one, depending on 
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the first bit of the new test vector to be scanned in) will have a transition. This will 
cause a high switching activity in the CUT. In this paper, this problem will be 
solved using a scan ordering algorithm that connects the cells that are most likely 
to have the same response values as each other. 
 
3. Combination between the loaded test vector and the unloaded captured responses: 
In this case the maximum number of transitions occurs in a clock cycle which is 
not the first or last clock of the m clock cycles. Normally, if the maximum number 
of transitions in the flip-flops in the scan-cycle happens before clock cycle m/2 
(the midway clock cycle), then the greater component of the transitions comes 
from the captured response, whereas if it is after the m/2 clock cycle, then the 
greater component of transitions comes from the loaded test vector. For example, 
if the captured response in an 8-cell scan-chain is 01010111, while the new test 
vector is 00011101 (least significant bits in the test vector will be scanned in first, 
and least significant bits in the captured response will be scanned out first), then in 
the 1st clock cycle the number of transitions is 6 (scan-chain contents will be 
10101011), in the 2nd clock it is 7, in the 3rd it is 8, in the 4th it is 7, in the 5th it is 
ot happen in the 1st clock cycle then it is not caused by 
the unloaded captured response alone; also since it is not in the 8th clock cycle, 
 
4. 
6, in the 6th it is 6, in the 7th it is 5, and in the 8th it is 4. Since the maximum 
number of transition does n
then it is not caused by the loaded test vector alone. Hence, the source of peak 
power violation is a combination of the two, but since it happens in the third clock 
cycle (i.e. before the 4th clock cycle which represents m/2) then the greater 
component comes from the captured response. In this paper, this sort of violation 
will be tackled by using BS-LFSR as a low transition TPG and the scan ordering 
algorithm. 
Captured response in the test cycle: In this case the vector scanned and applied to 
the CUT during the test cycle, and the response captured during the same test 
cycle have a large Hamming distance. For example, if the scanned test vector in 
an 8-cell scan-chain is 11100011 and the response for applying this vector to the 
CUT is 00011100, then in the test cycle (one clock cycle) all flip-flops will 
change their values which will result in high switching activity in the CUT. In this 
chapter, this problem will be tackled by modifying the proposed scan-chain 
 81
ordering algorithm mentioned in point 2 (phase 2 of the ordering algorithm). In 
this way, unlike the previous approaches of scan-ordering algorithms which try to 
solve just one aspect of the peak power violations, the scan-chain ordering 
algorithm proposed here suggests a two-stages ordering algorithm to solve the 
peak power that may be produced in the shifting cycles or in the test cycle. 
 
To identify the effect of each component (points 1 to 4) in the peak power 
consumption, some experiments have been performed on ISCAS’89 benchmark 
circuits and the results have been tabulated in table 6.1. These results show the 
maximum percentage of flip-flops that change their values in one clock cycle as a 
result of scanning in a new test vector (Scan-in) (The conventional LFSR was used in 
these experiments), scanning out a captured response (Scan-out), or during the test 
cycle (Capture). The column labelled by “Scan in-&-out” is used to represent the 
scanning peak power which may be caused by Scan-in alone (if the value equals 
Scan-in value), Scan-out alone (if the value equals Scan-out value), or both together 
(if the value is greater than Scan-in and Scan-out values). For most of the circuits it is 
clear that the results of peak power are slightly higher in scan cycles than test cycle 
for most of the benchmark circuits. However, to significantly reduce the overall peak 
power in a CUT, it is required to find techniques that can reduce in parallel the peak 
ower that may be caused while scanning in a test pattern into the scan-chain, and 
test
 
p
while scanning out a response from the scan-chain, and during the test cycle were a 
 pattern is applied and a response is captured in the scan-chain. 
TABLE  6.1. SOURCES OF PEAK POWER IN SCAN-BASED BIST 
Maximum Transitions in Scan-Chain % Circuit m PI Scan-in Scan-out Scan in-&-out Capture 
S641 19 35 69% 67% 69% 26% 
S1196 18 14 78% 59% 78% 38% 
S1423 74 17 65% 59% 68% 56% 
S5378 179 35 61% 57% 63% 51% 
S9234 228 19 56% 59% 59% 41% 
S13207 669 31 57% 60% 61% 54% 
S15850 597 14 55% 62% 62% 64% 
S35932 1728 35 61% 60% 61% 52% 
S38417 1636 28 58% 58% 59% 56% 
S38584 1452 12 54% 60% 60% 48% 
 
 
 
 82
6.2 Phase 1 of Scan-Chain Ordering Algorithm 
 
The proposed algorithm of phase 1 is similar to the one found in [58, 59] with some 
modifications. The first modification is the consideration that the test vectors are 
random (e.g. vectors are generated by the proposed BS-LFSR which behaves as 
pseudorandom TPG), not a deterministic set of test vectors as considered in most 
ordering techniques. The consideration of random test vectors gives the algorithm the 
advantage that it will be more suitable for an arbitrary set of test vectors. Secondly, 
since the test vectors are very smooth because they are generated by the BS-LFSR, 
the proposed algorithm will take only the responses that may be captured in the scan-
chain as the basis of the scan-chain ordering algorithm. This will lead to the best order 
of cells that reduces the transitions in the scan-chain while scanning-out the captured 
response. This is not the case for other ordering algorithms where a deterministic set 
of test vectors is considered with their responses as the basis of the ordering 
lgorithm. This is because these algorithms try to make a compromise between a
reducing the number of transitions in the scan-chain while scanning in a test a vector 
and while scanning out the response because the test vectors and responses are not 
smooth and may have a very large number of transitions.  
 
Phase 1 of the scan-chain algorithm has the following steps: 
1. Apply a sufficient number of random test vectors to the CUT. The test vectors 
applied to the CUT are randomly selected from a pool of an exhaustive set of test 
vectors. The reason for not applying all test vectors is the very large time required 
to apply them when the scan chain has tens of flip-flops (e.g. for a 40-cell scan-
chain there are 240 possible test vectors). In order to keep the computational time 
acceptable, the number of test vectors to be applied to the scan-chain will be 
between 212 and 214 depending on the CUT size (number of primary inputs and 
flip-flops). After applying each test vector, the captured response is tabulated in a 
truth table for later use. 
 
2. Divide the cells in the scan-chain into clusters, where each cluster has between 20 
and 30 neighbouring cells. 
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3. For each cluster, starting from the first cell, search for the best compatible cell 
from other cells in the same cluster using the results tabulated in the truth table 
 which most often has the 
so that all cells in the cluster form a ring. This procedure is 
carried out for all clusters. 
e cells is Sin→d→a→c→b→Sout or 
Sin→d→b→c→a→Sout), or a is the best scan-input (hence, the order of the cells is 
Sin→a→c→b→d→Sout or Sin→a→d→b→c→Sout), or finally if c is best scan 
→a→Sout or 
ment to the one found in [59], since here it assumes that for n cells in 
r only n possible configurations because the 
authors assumed that the direction of the cells is counter clockwise only.  
 
obtained in step 1. The best compatible cell is the one
same value as cell 1. Let the best compatible cell for cell 1 be denoted as cell x. 
Cell x will then be connected with cell 1 in the new ordering of the cells in the 
scan-chain. Hence we now have a chain of two cells; this chain can be further 
extended from both sides. The next step is to search for the best compatible cell 
for cell x and for cell 1 amongst the remaining cells in the cluster. Say, for 
example, that we find that cell y is the best compatible cell for cell 1 with 98 
incidences of value match, and cell z is the best compatible cell for cell x with 83 
incidences of value match. In this case we will add cell y to the chain. Hence we 
now have a chain of 3 cells with order cell y, cell 1, and cell x, respectively. Note 
that cell z has not been added to the chain since it could have a better 
compatibility on the other side of the chain. The process is then repeated until all 
cells in that cluster have been allocated. The first and last cells in the chain are 
connected together 
 
4. For each ring in each cluster, a search is done to find the best cells to behave as 
the scan input and scan output for that cluster. For example, assume we have a 
cluster with four cells a, b, c, and d that form a ring with order b, d, a, c. We then 
search whether b is the best scan input (hence, the order of the cells is 
Sin→b→d→a→c→Sout or Sin→b→c→a→d→Sout), or d is the best scan input 
(hence, the order of th
input (hence, the order of the cells is Sin →c→b→d
Sin→c→a→d→b→Sout). The WT in equation (1.8) is used to find the minimum 
number of weighted transition for the best configuration in this step. This step is 
an improve
the cluster, there are 2×n possible configurations for the connection of Sin and Sout 
whereas in [59] the search is done fo
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5. Each cluster is connected with its adjacent cluster by connecting the scan-output 
of the first one with the scan-input of the second, and so on till all the clusters 
 
Exa s “a”, “b”, “c”, “d”, and “e” 
ll belong to one cluster) and these cells have initial order 
form one scan-chain. The scan-input of the first cluster is connected with scan-
input of the CUT (i.e. with the BS-LFSR) and the scan-output of the last cluster is 
connected with the scan-output of the CUT (i.e. with the signature analyser). 
mple 6.1: Assume we have a scan-chain with 5-cell
(a
Sin→a→b→c→d→e→Sout. Assume we apply five randomly selected test vectors 
from a pool of all possible test vectors (32 possible vectors in this case).  The 
responses captured in the scan-chain are R1 to R5 as shown in Fig. 6.1(a). 
 
 
Fig.   6.1   Example of phase 1 of the scan-chain ordering algorithm 
 
If we start with cell “a”, we can find that the best compatible cell is cell “c” since they 
have the same value in 4 responses. Hence cells “a” and “c” are connected with each 
other. Next, the best compatible cell for cell a from the remaining cells is cell “d” (3 
similar values) and the best compatible value for cell “c” is cell “e” (also 3 similar 
values). Since both ends of the chain have compatible cells with equal compatibility, 
we can chose one of them to be connected to the chain at this time (say cell “d”). 
Hence we have a chain with 3 cells d→a→c, with two ends (“d”, and “c”). Now we 
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search for the best compatible for cells “d” and “c”, the best compatible for cell “d” is 
cell “b”  (with four similar values)  and for cell “c”  it  is  cell “e” (with 3 similar 
values). In this case cell “b” is added to the chain which will have the order 
b→d→a→c with two ends (“b” and “c”). Finally since there is only one cell left 
unconnected; it will inserted between the two ends of the scan chain in order to form a 
e are 5 cells in the ring, there are 10 
possible orders for the scan-chain as shown in Fig. 6.1(c). Each one of these orders is 
In this phase of the scan-chain ordering algorithm, some cells of the ordered scan-
chain in phase 1 will be reordered again in order to reduce the peak power which may 
result during the test cycle. This phase mainly depends on an important property of 
the BS-LFSR proposed in previous chapters (The special cases configuration in 
chapter 4, where 50% of transitions will be saved). This property states that if two 
cells are connected with each other then the probability that they have the same value 
at any clock cycle is 0.75. (In a conventional LFSR where the transition probability is 
0.5, two adjacent cells will have the same value in 50% of the clocks; for a BS-LFSR 
that reduces the number of transition of an LFSR by 50%, so the transition probability 
is 0.25, and hence, two adjacent cells will have the same value in 75% of clock 
cycles). Thus, for two connected cells (cell j and cell k), if we apply a sufficient 
number of test vectors to the CUT, then the values of cells j and k are similar in 75% 
of the applied vectors.  
Now, assume we have cell x which is a function of many cells including at least cells 
y and z. If the value that cell x will assume in the captured response is the same as its 
value in the applied test vector (i.e. no transition will happen for this cell in the test 
cycle) in the majority of cases where cells y and z have the same value in the applied 
ring as shown in Fig. 6.1(b). Finally, as ther
tested for WT number; the one with the minimum value of WT is the best for 
reducing the transitions while scanning out the captured response. As shown in Fig. 
6.1(c), order#1 and order#8 are the best among the 10 orders because WT = 14 for 
these two orders. Using one of these orders will reduce the WT from 33 in the initial 
order to 14 in these suggested orders. 
 
6.3 Phase 2 of Scan Ordering Algorithm 
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test vector, then we connect cells y and z together on the scan chain, since they will 
have the same value in 75% of cases. This reduces the possibility that cell x will 
undergo a transition in the test cycle. 
 
The steps in this phase include: 
1. Simulate the CUT for the test patterns generated by the BS-LFSR. 
2. Identify the group of vectors and responses that violate the peak power (i.e. the 
capture peak power exceeds the scan peak power after phase 1 of scan-chain 
ordering). 
3. In these vectors identify the cells that mostly change their values in the test cycle 
and cause the peak power violation. 
4. For each cell found in step 3, identify the cells that play the key role in the value 
of this cell in the test cycle. 
5. If it is found tha o cells have l ied test vector, the 
concerned cell will m  pro bly have no tra tion in the test cycle, then connect 
these cells together. If it is und at en o cells  a different value, the 
cell under consideration will mo e no transitions in the test cycle, 
then connect these cells together through an inverter. 
 
It is important to note that step 2 states that e ha  to iden the test cycles (applied 
vectors and capture res nse tha iol
violation, then there  no eed to apply the algorithm for this phase. For example, if 
we have a CUT with initial scan peak owe f 5 W, and capture peak power of 20 
mW. Then, if the scan peak power becom  25  after we use the BS-LFSR and 
phase 1 of the scan-chain ordering algorithm, w le the re peak power is still 
below 25 mW (i.e. s t  the new can eak wer), t phase 2 is not needed. 
This is because while phase 2 decreases the p er in  cycle, it will slightly 
increase the power in scanning cycles (since the 2 phases are orthogonal). But if we 
find that the capture power is greater than e ac eved scan peak power after using 
the BS-LFSR and phase 1, then phase 2 will be implemented to reduce the test cycle 
peak power. 
 
 
t when tw  a similar va ue in the appl
ost ba nsi
 fo  th wh tw  have
st probably hav
 w ve tify 
d po s) t v ate the peak power. Thus, if there is no 
 is  n
 p r o 0 m
es mW
hi captu
les han  s  p po hen 
ow test
 th hi
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Example 6.2: Assume that we have a CUT with a scan-chain that contains 7 cells. 
Fig. 6.2(a) shows a part of the logic circuit of the CUT. It is clear that the response 
captured in cell S6 (represented as S6+) is a function of S4, S6, and S7. Also the 
response captured at cell S7 (represented as S7+) is a function of the bits of the test 
vector scanned into S4, S5 and S7. Fig. 6.2(b) shows the logic equations and truth 
table for S6+ and S7+. If we examine the truth table of S6+, we see that in 4 rows the 
value of S6+ is the same as the value of S6 (i.e. in these locations no transition will 
happen to S6 in the test cycle), and it is clear that in 3 of these rows the values of S6 
and S4 are similar in the applied test vector. Hence, if the scanned test vector 
guarantees that the value inserted in cell S6 is similar to the value inserted in S4, then 
the probability that S6+ has the same value as S6 will be increased. Thus power 
dissipation during the test cycle decreases. This can be achieved by connecting cells 
S4 and S6 together and using the BS-LFSR as a TPG. On the other hand, the truth 
table for S7+ shows that in 5 rows the value of S7+ is the same as of S7. In 4 of these 
rows the value of S7 is the complement to the value in S5. Hence, if cells S7 and S5 
are connected with each other through an inverter then they will have different values 
for most of the applied test vectors that are generated by the BS-LFSR. 
 
 
Fig.  6.2 Example of phase 2 of scan-chain ordering algorithm. 
 88
To show the effect of the proposed reordering of cells S4, S5, S6, and S7, Fig. 6.2(c) 
shows a conventional 4-bit LFSR connected with the default scan-chain. Fifteen test 
vectors are applied to the CUT (the initial seed in the LFSR is “1111”). These vectors 
cause a total of 8 transitions in S6 and 6 transitions in S7 during the 15 test cycles. 
Finally the BS-LFSR is used to generate 15 vectors to the modified scan-chain as 
shown in Fig. 6.2(d). These vectors cause 4 transitions in S6 (50% less than default 
order) and 2 transition in S7 (67% less than default order). 
 
To justify phase two of the scan-chain ordering algorithm, example 6.3 presents a real 
example where a part of one of the ISCAS’89 benchmark circuits is used, and some 
cells are reordered to reduce the capture peak power in the test cycle. 
 
Example 6.3: Fig. 6.3 shows part of s838 benchmark circuit. It is clear from the 
figure that this part contains five cells (G0, G10, G11, G12, and G13). The cell under 
consideration is cell G11, in which its value in the next clock cycle in normal 
peration mode is a function of its current value as well as the values stored in cells 
G0, G10, G12, and G13. Assuming that G11 is found to be one of the cells that has a 
hase 1 of the scan-chain ordering algorithm in 
o
transition in the capture cycle after p
many test patterns, and we want to reduce its effect in capture peak power as much as 
we can by reordering some cells. First, a truth table for the next value of cell G11 is 
done as shown in table 6.2. 
 
 
Fig.  6.3 Part of s838 ISCAS’89 benchmark circuit. 
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TABLE  6.2 TRUTH TABLE FOR THE CIRCUIT SHOWN IN FIG. 6.3 WHERE THE NEXT VALUE OF G11 (I.E. 
G11+) IS THE OUTPUT 
G0 G10 G11 G12 G13 G11+ G11+ =? G11 
0 0 0 0 0 0 Yes 
0 0 0 0 1 0 Yes 
0 0 0 1 0 0 Yes 
0 0 0 1 1 0 Yes 
0 0 1 0 0 1 Yes 
0 0 1 0 1 1 Yes 
0 0 1 1 0 1 Yes 
0 0 1 1 1 1 Yes 
0 1 0 0 0 1 No 
0 1 0 0 1 0 Yes 
0 1 0 1 0 1 No 
0 1 0 1 1 1 No 
0 1 1 0 0 0 No 
0 1 1 0 1 0 No 
0 1 1 1 0 0 No 
0 1 1 1 1 0 No 
1 0 0 0 0 0 Yes 
1 0 0 0 1 0 Yes 
1 0 0 0 1 0 Yes 
1 0 0 1 0 1 Yes 
1 0 1 0 0 0 No 
1 0 1 0 1 0 No 
1 0 1 0 0 1 No 
1 0 1 1 1 0 No 
1 1 0 0 0  0 Yes
1 1 0 0 1  0 Yes
1 1 0 1 0  0 Yes
1 1 0 1 1  0 Yes
1 1 1 0 0 0 No 
1 1 1 0 1 0 No 
1 1 1 1 0 0 No 
1 1 1 1 1 0 No 
 
It is  1  is e as 
cell c ) st sing 
rand f v n c t c G11. 
How q th lue  G11 
old rows in table 6.2) we found that in 5 cases of them the value of G11 is similar to 
the value of G0, and different in 12 cases. Similarly, the value of G11 and G10 are 
similar in 8 cases and different in 9 cases. Also the value of G11 and G12 are similar 
in 9 cases and different in 8 cases. Finally, the value of G11 and G13 are similar in 9 
cases and different in 8 cases. The same is repeated for cells (G0,G10), (G0,G12), 
(G0,G13), (G10,G12), (G10,G13), and (G12,G13). The highest number of these data 
is found to be 12, this is when cell G0 and G11 have different values.  
clear from the truth table that the next value of cell G11 (i.e. G 1+)  sam
G11 in 17 locations (i.e. no transition o curred in cell G11 . Stati ically, by u
om patterns, then or e ery 32 patter s, 15 transitions will oc ur a ell 
ever, if we look in the rows where the value of G11+ e uals e va  of
(b
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Using these data we can conclude that if we insert different values in G0 and G11, 
then that will statistically decrease the probability that G11 will have a transition in 
the next cycle. Thus, if we connect cell G0 with cell G11 through an inverter, and use 
the BS-LFSR to generate test patterns, then, as shown previously, the value of G0 will 
be different from the value of G11 in 75% of the cases. So if we run the BS-LFSR to 
generate 32 test vectors, then the statistical expectation is that in 24 patterns the value 
of G0 is different from the value of G11. Using the data in the truth table (table 6.2), 
we found that if G0 and G11 have similar value (16 cases) then G11 will have a 
transition in 11 cases (i.e. Pt-similar = 11/16), while when G0 and G11 have different 
values (16 cases) then G11 will have a transition in 4 cases (i.e. Pt-different = 4/16). Use 
these statistics when the BS-LFSR is used and cell G0 and G11 are connected with 
each other through an inverter, then running the BS-LFSR for 32 test vectors will 
cause a number of transitions as given in equation 6.1 
 
      Numbe s s = 11=G0) × Pt-similar + !=G  Pt-different                      (6.1) 
                                      
                                          = 8 × (11/16) + 24 × (4/16) 
                                          = 5.5 + 6 = 11.5 transitions 
 This shows h  io reduced  a ge o 5 transitions 
every 32 te r
 
There are some points to be discussed regarding phase 2 of the scan-chain ordering 
lgorithm. Firstly, it is important to note that the inverters will have no effect on the 
econd phase of the ordering algorithm will affect the order in 
phase 1 which will cause the transitions during scanning out the captured response to 
increase. However, since the second phase will only reorder a small number of cells 
r of tran ition  P(G P(G11 0) ×
 
 how t e number of transit ns is by an vera f 3.
st patte ns. 
a
number of transitions in the cells of the scan-chain. For example if a vector of 111 is 
to be scanned into two cells, where the second cell is connected with the first one 
through an inverter, then for the first cell, three consecutive ones will be scanned 
which will not cause any transition. For the second cell, all the bits will be inverted 
before passing through the cell; hence 3 consecutive zeros will be scanned into the 
second cell which will not cause any transition in this cell as well. Secondly, the 
presence of the inverters should be taken into consideration in computing the stored 
signature for signature analysis purposes; this step is needed also in any scan ordering 
algorithm. Finally, the s
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(compared to the total r of cells in the scan-chai then it will have only a very 
small effect on the phase 1 results. 
 
 Experiment sults
was performed on full scan ISCAS’89 benchmark circuits to 
can-chain ordering algorithm on average and 
 ordering algorithm, while the BS-LFSR 
hain. Table 6.3 shows the obtained results 
s in average and peak power by using the BS-LFSR with the 
can-chain ordering algorithm.  
numbe n), 
6.4 al Re  
A group of experiments 
evaluate the efficiency of the proposed s
peak power consumptions and the effect on fault coverage. The proposed BS-LFSR in 
chapter 4 was used as a TPG for the CUTs in order to reduce the number of 
transitions in the generated test vectors; any other low transition TPG such as RLFSR 
can be used as well. 
 
A set of experiments is used to evaluate the BS-LFSR together with the proposed 
scan-chain ordering algorithm in reducing average and peak power. For each 
benchmark circuit, the same numbers of conventional LFSR and BS-LFSR patterns 
are applied to the full scan configuration. The LFSR patterns are applied to the CUT 
before applying the proposed scan-chain
patterns are applied to the ordered scan-c
for 20 ISCAS’89 benchmark circuits. The column labelled by n refers to the size of 
the used LFSR or BS-LFSR that generates the test vectors to the CUT. The column 
labelled by m refers to the number of flip-flops in the scan-chain while the column 
labelled by PI refers to the number of primary inputs in each benchmark circuits. The 
column labelled by TL refers to the number of test vectors applied to the CUT. The 
next three columns show the fault coverage (FC), average weighted switching activity 
per clock cycle (WSAavg), and the maximum WSA in a clock cycle (WSApk) for 
patterns applied using the conventional LFSR. The next three columns show FC, 
WSAavg, and WSApk for the BS-LFSR with ordered scan-chain. Finally, the last two 
columns show the saving
s
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TABLE  6.3 EXPERIMENTAL RESULTS OF AVERAGE AND PEAK POWER REDUCTION OBTAINED BY USING 
THE PROPOSED TECHNIQUES. 
LFSR BS-LFSR with cell ordering 
%Savings of 
BS-LFSR Circuit n m PI TL 
FC% WSAavg WSApk FC% WSAavg WSApk WSAav WSApk
S208 22 8 11 3000 100 31.35 47 100 14.36 26 54 45 
S298 19 14 3 700 100 78.74 136 100 42.83 85 46 38 
S344 26 15 9 200 100 98.11 156 100 47.73 79 51 49 
S349 21 15 9 1000 99.31 105.65 171 99.18 49.17 92 53 46 
S420 32 16 19 3000 98.64 46.12 74 98.68 19.14 48 58 35 
S444 24 21 3 3000 96.39 99.42 178 96.21 56.14 112 44 37 
S526 24 21 3 8000 98.81 134.06 196 99.17 71.06 119 47 39 
S641 32 19 35 3000 97.84 97.78 153 97.54 42.20 84 57 45 
S838 32 32 35 20000 96.15 81.91 151 96.21 33.14 83 60 45 
S953 30 29 16 6000 97.67 57.34 101 98.31 27.81 68 51 33 
S1196 30 18 14 2000 95.33 53.18 74 95.51 21.52 42 60 43 
S1238 30 18 14 3000 91.11 61.20 97 90.97 34.80 59 43 39 
S1423 35 74 17 2000 97.77 318.33 486 97.77 160.07 349 50 28 
S5378 40 179 35 40000 98.42 1143.24 1639 98.40 625.28 993 45 39 
S9234 40 228 19 100000 87.27 2817.45 3988 87.28 1108.93 2197 61 45 
S13207 60 669 31 100000 96.45 4611.67 7108 96.39 1897.33 4172 59 41 
S15850 60 597 14 100000 94.75 4907.29 7244 94.72 2533.49 4904 48 32 
S35932 64 1728 35 200 87.88 7945.81 12592 87.89 2793.16 5723 65 55 
S38417 64 1636 28 100000 95.73 10965.50 16380 95.68 5022.30 10017 54 39 
S38584 64 1452 12 100000 94.46 11194.65 15974 94.48 5682.72 7851 49 51 
 
In by 
oth th 
those obtained in [50]. In [50] the au approach that combines a low-
ansition TPG with scan-chain reordering algorithm (i.e. this is similar to the 
pproach presented in this chapter where the BS-LFSR is combined with a scan-chain 
rdering algorithm). The proposed low power TPG in [50] has 2 different smoothing 
power has been considered in calculation of power consumption.  
 
 order to provide a comparison with another technique published previously 
er authors, table 6.4 compares the results obtained by the proposed technique wi
thors proposed an 
tr
a
o
degrees: 2-bit smoother and 3-bit smoother. When the 3-bit smoother is used, 
although it can achieve better reduction in average power consumption, there is a 
significant degradation to the fault coverage as well as an increase to the hardware 
area overhead. Thus comparison will be with the 2-bit smoother TPG. Table 6.4 
compares the test length (TL), fault coverage (FC), average power reduction (RED 
WSAavg), and peak power reduction (RED WSApk). It is clear that the proposed 
method has comparable results with the technique proposed in [50] regarding the TL, 
FC, while WSAavg reduction is slightly better in [50] than in the proposed method. 
However, the proposed technique is much better regarding peak power reduction for 
all benchmark circuits. Furthermore, there is no indication in [50] that the capture 
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TABLE  6.4 COMPARISON WITH RESULTS OBTAINED IN [50] 
Results in [50] Results of proposed method 
Circuit %RED %RED %RETL FC WSAav WSApk
TL FC DWSAav
%RED 
WSApk
S641 4096 95.91 57.41 NA 3000 97.54 57 45 
S953 8192 97.97 55.47 NA 6000 98.31 51 33 
S1196 4096 92.71 56.58 NA 2000 95.51 60 43 
S1423 2048 98.59 57.25 NA 2000 97.77 50 28 
S5378 65536 98.56 58.51 13.31 40000 98.40 45 39 
S9234 131072 91.40 59.37 13.75 100000 87.28 61 45 
S38417 81984 95.42 60.37 13.78 100000 95.68 54 39 
S38584 82055 95.00 60.87 13.12 100000 94.48 49 51 
AVG 47,385 95.69 58.22 13.49 44,125 95.62 53.38 41.5 
 
 
Finally, in order to provide more comparisons regarding peak power reduction, table 
chnique for peak power 
ith those obtained in [73] where the authors proposed a technique to 
 activity during scan shift cycles by assigning identical values to 
6.5  compares the results obtained by the proposed te
reduction w
reduce the switching
adjacent scan inputs, and they reduce the switching activity during capture cycle by 
limiting the number of scan-chain cells that capture responses, hence a reduction to 
average and peak power consumption can be achieved. It is clear from table 6.5 that 
the proposed method has slightly better overall result than those in [73] for the tested 
benchmark circuits. 
 
TABLE  6.5 COMPARISON OF PEAK POWER REDUCTIONS WITH RESULTS IN [73] 
Circuit Results in [73] 
WSApk Savings % 
Proposed Method 
WSApk Savings % 
S5378 36.6 39 
S9234 38.9 45 
S13207 46.1 41 
S15850 42.2 32 
S38417 40.1 39 
S38584 35.9 51 
AVG 39.97 41.17 
 
6.5 Conclusions 
In this chapter a novel algorithm for a two-phase scan-chain ordering has been 
presented. The proposed ordering algorithms are combined with the BS-LFSR 
presented in chapter 4 in order to reduce the switching activity in the CUT while 
scanning in a test vector; also some properties of the BS-LFSR have been used in 
phase 2 of the ordering algorithm.  
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The chapter started with a study of the possible sources of peak power in a scan-based 
test. It reached the conclusion that in order to significantly reduce the peak power we 
should reduce power while scanning in a test vector (this is achieved by using the BS-
FSR), while scanning out a captured response, and also during the test cycle (the 
capture power). 
 
The aim of the first scan-chain ordering phase is to reduce the switching activity while 
scanning out a response to the signature analyser. On the other hand, the second phase 
modifies the order achieved in phase 1 in order to reduce the capture peak power that 
sults during the test cycle.  When the BS-LFSR is used together with the proposed 
o-phase scan-chain ordering algorithm, the average and peak power are 
substantially reduced when compared with the conventional LFSR results. The effect 
of the proposed design on the fault cove t application time, and hardware area 
overhead is negligible. Comparisons en the proposed design and other 
previously published methods show that the proposed design can achieve comparable 
r slightly better results. 
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7 A High Fault Coverage Technique for Test-per-
Scan BIST 
 
 
 
This chapter presents  techni t increases fault cover  de
applicati  time in test-per-scan The proposed design, called multi-output 
FSR (MO-LFSR), uses the output of several D-FF cells in the LFSR, selecting one 
output to be used throughout each scan cycle to feed the scan chain input in a full-
scan BIST. Some bits of the LFSR are used at the beginning of the new scan cycle to 
select which output to be used for this cycle in such a way that the patterns generated 
by this output can detect some of the random pattern resistant faults (hard to detect 
faults), hence, increasing the fault coverage and decreasing the test length at the same 
time. Experimental results on ISCAS’89 benchmark circuits show that the proposed 
technique can achieve a high fault coverage using simple logic functions and 
relatively small number of test patterns compared with the conventional LFSR or 
other existing techniques. The area overhead is relatively small.  
 
This chapter is organised as follows: Section 7.1 presents the main features of the 
proposed design and describes the main idea behind the proposed technique. Section 
7.2 discusses the main steps of the algorithm to achieve high fault converge using the 
proposed design. The experimental results are presented in section 7.3. Finally, 
section 7.4 states the main conclusions of this chapter. 
 
 
 a new que tha age and creases test 
on BIST. 
L
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7.1 Key Features of the Proposed Design 
 
7.1.1 Key Idea 
In conventional test-per-scan scheme, an n-stage LFSR is used to generate test vectors 
r an m-flip-flop scan chain where a single bit (e.g. bit n) of the LFSR feeds the scan 
chain input (as shown in Fig. 7.1 where cell 5 of the 5-stage LFSR is used to feed the 
scan-chain input). For targeted fault coverage, the LFSR runs till the test patterns 
generated by the bit which feeds the scan chain achieve this coverage. In fact, the 
output sequences of all other flip-flops within the LFSR are ignored despite the fact 
that in most cases they generate different sequences other than those produced by the 
bit which is connected to the scan chain input. In the technique presented in this 
chapter, an algorithm is proposed to use many outputs of the LFSR cells to achieve 
targeted fault coverage with a relatively small number of test vectors. Thus, it is 
possible to detect a greater number of hard to detect faults since a hard to detect fault 
with respect to patterns generated by a specific output could be easier with respect to 
another. 
 
Example 7.1: Fig. 7.1 shows a five-bit LFSR used to generate test vectors for a CUT 
with a scan chain of five flip-flops (scan-chain is not shown in Fig. 7.1), where bit 5 
(O5 in Fig. 7.1) is used to feed the scan chain. Let the test patterns shown in table 7.1 
to be the targeted patterns used to detect the hard to detect faults of the CUT. Table 
7.2 shows the 31 states of the LFSR (assuming initial seed is 11111), and table 7.3 
shows the generated patterns by O5 which are fed and applied to the CUT with each 
scan cycle. Finally,   for  the  first  six  scan  cycles,    table  7.4  shows  the patterns 
generated by each output (O1 to O5 in Fig. 7.1) of the LFSR if it is used to feed the 
scan-chain. 
 
fo
 
 
Fig.  7.1    5-bit LFSR where bit 5 feeds the scan chain. 
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TABLE  7.1  TEST PATTERNS THAT DETECT HARD-TO-DETECT FAULTS 
Targeted Patterns 
00101 
11111 
01100 
10100 
 
 
TABLE  7.2   5-BIT LFSR STATES. 
LFSR state O1 O2 O3 O4 O5 LFSR state O1 O2 O3 O4 O5
Q1 1 1 1 1 1 Q17 1 0 1 0 0 
Q2 0 1 1 1 1 Q18 0 1 0 1 0 
Q3 0 0 1 1 1 Q19 1 0 1 0 1 
Q4 1 0 0 1 1 Q20 1 1 0 1 0 
Q5 1 1 0 0 1 Q21 1 1 1 0 1 
Q6 0 1 1 0 0 Q22 0 1 1 1 0 
Q7 1 0 1 1 0 Q23 1 0 1 1 1 
Q8 0 1 0 1 1 Q24 1 1 0 1 1 
Q9 0 0 1 0 1 Q25 0 1 1 0 1 
Q10 1 0 0 1 0 Q26 0 0 1 1 0 
Q11 0 1 0 0 1 Q27 0 0 0 1 1 
Q12 0 0 1 0 0 Q28 1 0 0 0 1 
Q13 0 0 0 1 0 Q29 1 1 0 0 0 
Q14 0 0 0 0 1 Q30 1 1 1 0 0 
Q15 1 0 0 0 0 Q31 1 1 1 1 0 
Q16 0 1 0 0 0 Back again to Q1
 
 
 
TABLE  7.3    TEST PATTERNS FED INTO SCAN CHAIN USING LFSR IN FIG. 3. 
Scan cycle st pattern t pattern Te  Scan cycle Tes
1 11111 17 101 10
2 00110 18 011 11
3 10010 19 011 00
4 00010 20 11100 
5 10111 21 11010 
6 01100 22 01000 
7 01111 23 01010 
8 10011 24 11101 
9 01001 25 10001 
10 00001 26 11110 
11 01011 27 01101 
12 10110 28 00100 
13 00111 29 00101 
14 11001 30 01110 
15 10100 31 11000 
16 10000 Back to pattern 1 
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TABLE  7.4      FIRST 6 TEST PATTERNS OF ALL LFSR OUTPUTS. 
Scan cycle LFSR initial value O1 patterns O2 patterns O3 patterns O4 patterns O5 patterns 
1 11111 10011 11001 11100 11110 11111 
2 01100 01001 10100 11010 01101 00110 
3 01001 00001 10000 01000 00100 10010 
4 01000 01011 10101 01010 00101 00010 
5 11101 10110 11011 11101 01110 10111 
6 00110 00111 00011 10001 11000 01100 
 
 
 
 is clear from table 7.3 that if we start with the LFSR seed of “11111” then we need 
plying 29 
st patterns to the CUT, which requires 174 clock cycles. On the other hand, table 7.4 
cyc
diff enerate 
seful patterns. Table 7.4 shows that the initial value of the LFSR at the beginning of 
O2, 01000 for the one generated by O4, and (11111 and 00110) for the two patterns 
enerated by O5. If bit 3 and bit 4 of the LFSR are used to select which output to feed 
pos .1 with only 6 scan cycles, which 
quire 36 clock cycles. Bit 3 and 4 are used as selection line because they have the 
the targeted pattern is generated by 
2 4, and “11” when the useful 
It
to go through 29 scan cycles to get the patterns listed in table 7.1, hence ap
te
shows that the test patterns listed in table 7.1 can be found within the first 6 scan 
les if different outputs of the LFSR are allowed to feed the scan chain input for 
erent scan cycles. For this simple example, it is only O2, O4, and O5 that g
u
the scan cycle for each useful pattern is 01100 when the useful pattern is generated by 
g
the scan chain at the beginning of each scan cycle as shown in Fig. 7.2, then it is 
sible to get all the patterns listed in table 7
re
value “10” in LFSR initial value in table 7.4 when 
O , “00” when the useful pattern is generated by O
patterns are generated by O5. Thus O2, O4, and O5 can be connected with multiplexer 
inputs in2, in0, and in3, respectively (in1 of the MUX can be connected with any output 
in this case). It is important to note that in Fig. 7.2 the new scan cycle signal comes 
from a Mod (m+1) counter which is needed in the control logic for any test-per-scan 
BIST [143]. 
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Fig.  7.2 Suggested design of MO-LFSR. 
 
7.1.2 Key Property of the Sequences Generated by Different Outputs 
of the LFSR 
An important feature of the sequences generated by an n-bit LFSR is that the 
sequence generated by output 1 is the same as the one generated by output 2 but 
shifted by one clock cycle. Similarly, it is the same as the sequence generated by 
output 3 but with a two clock shift, and so on. This means that the same test pattern is 
enerated by output 1 if the scan cycle starts from an initial LFSR state of Q1, as 
r to this question depends on how many scan cycles will be run (i.e. how 
any test patterns will be generated for test-per-scan BIST) before we reach a state 
her output. 
In other words, if an m-bit test pattern is generated by output 1 when the LFSR starts 
For most BIST circuits, the size of the LFSR is smaller than or equal to the size of the 
scan chain (i.e. n ≤ m). If a maximal length LFSR is used then it will move through 
e states Q1 to Q2n-1 and then cycle (i.e. it follows the sequence Q1, Q2, Q3,…, Q2n-2, 
Q2n-1, Q1, Q2, …). If the first scan cycle starts at LFSR state Q1, then the second scan 
g
would be generated by output 2 if the scan cycle starts from an initial LFSR state of 
Q2. Similarly, the same pattern will be generated by output 3 if the scan cycle starts 
with the LFSR in initial state Q3, and so on. So, how is it useful to use more than one 
output to feed the scan chain if they will produce the same patterns? 
 
The answe
m
where a test pattern generated by a specific output can be generated by anot
from state Q1, then how many test patterns will be generated before the LFSR reaches 
state Q2 as the beginning of a new scan cycle,   with  the  result  that  output 2  can  
generate  the  same pattern as generated by output 1. This normally depends on the 
size of LFSR (n), and the size of the scan chain (m). 
 
th
 100
cycle will start at LFSR state Q1+m , and the ith scan cycle will start at LFSR state 
1+(i*m) mod 2
n
-1. At any scan cycle, in order for output 2 to produce the same pattern Q
previously produced by output 1, a scan cycle has to start at LFSR state Q2. Similarly, 
a scan cycle would need to start at state Q3 in order for output 3 to generate the same 
pattern, or with state Qn for output n. Since m > n, then no output will produce any 
pattern that is produced by other outputs until Q1+(i*m) mod 2n-1 equals Q2 or Q3, … or 
Qn. This will not occur until L scan cycles have been run (and L test patterns are 
generated), where the minimum value of L is given by equation (7.1). 
 
                                                          ⎥⎦
⎥⎢⎣
⎢ −=
m
L
n 12                                                     (7.1) 
 
Table 7.5 shows for different values of n and m, the value of L which indicates how 
many distinct test patterns can be generated by each output before any possible 
repetition, and Σ refers to the total number of different test patterns that can be 
generated by all outputs, which equals L × n. In example 7.1 above, n = m =5, thus L 
= 6. That means, up to 6 scan cycles, each of the five outputs can produce six different 
test patterns from those generated by other outputs. This is shown in table 7.4, where 
ere are 30 different test vectors generated by the 5 outputs. th
 
TABLE  7.5   L FOR DIFFERENT VALUES OF M AND N. 
n m L ∑ 
16 17 3855 61,680 
16 29 2259 36,144 
32 37 ≈116 × 106 ≈3.71 × 109
32 1,000 ≈4 × 106 ≈137 × 106
64 2,000 ≈9.22 × 1015 ≈5.90 × 1017
64 10,000 ≈1.84 × 1015 ≈1.18 × 1017
 
The other case is where n > m. In this case, in addition to the possible repetition in 
test patterns even if only one output is used to feed test patterns to the scan chain 
input, there also exist some outputs that will repeat the patterns of other outputs. The 
number depends on how much smaller m is than n. For example if n = 8 and m = 6, 
then the patterns produced by output 1 will be produced by output 7, and those 
produced by output 2 will be generated by output 8 as well. This means output 7 and 
output 8 are not useful in the generation of new patterns that can detect hard faults. 
However, outputs 1 to 6 are still useful until we reach L in equation (7.1). 
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7.2 The Proposed Design and Algorithm 
ain steps involved in the proposed algorithm of the suggested 
st length, and simulate the CUT for each output 
of the LFSR, then select the minimum number of LFSR outputs that can detect all 
of the listed faults up to that point, or a targeted percentage of these faults. 
 
3. Search for the best size multiplexer to be used, and search for the best LFSR 
outputs to act as selection lines. 
 
4. Use the new design (LFSR plus multiplexer) to simulate the CUT to determine the 
final fault coverage for a targeted test length.  
 
7.2.1 Identify the Hard to Detect Faults 
For a specified test length, the hard to detect faults can be identified by different 
theoretical and experimental methods. The method used in this chapter is an 
experimental method which is based on the generation of six different sets of 
pseudorandom patterns corresponding to different initial seeds. Then a simulation is 
performed on the CUT and the faults that are detected by three or more of the 
pseudorandom patterns set are considered to be easy to detect faults and the remaining 
faults are considered as hard to detect faults. 
 
 
As shown in example 7.1 and Fig. 7.2, the basic structure of the proposed design has 
three components: an LFSR, a small number of extra D-FFs, and a small size 
multiplexer. The goal of the proposed algorithm is to obtain high fault coverage using 
a small (but not necessarily minimal) number of test patterns.  
 
Given a CUT, the m
design procedure are: 
 
1. For a specified test length, identify the hard to detect faults of the CUT. 
 
2. Run the LFSR for the specified te
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7.2.2 Selection of Minimum Number of Outputs that Achieves High 
Fault Coverage 
detect faults is to run the LFSR for the 
specified test length, and then the CUT is simulated for each output bit of the LFSR 
separately assuming that this output is the one which feeds the scan chain. Each 
detected fault from the list for an LFSR output is stored in array related to that output, 
together with the initial value of the LFSR at the beginning of the scan cycle in which 
that fault was detected. 
The output that has an array that contains the largest number of detected faults is 
considered to be the best output to feed the scan chain. All the faults detected by this 
output are deleted from all other arrays related to other outputs. Then for the 
remaining outputs, the one which has an array with the largest number of detected 
faults is considered to be the best tput to share the previous selected output to feed 
 by this output are deleted from all other 
 This process is repeated until all outputs are categorised according to how 
many new faults they can detect. 
 
Each time an output selected as the best among the remaining outputs, all the faults 
detected by this output will be omitted from all other outputs that detect them. Thus, 
the number of detected faults stored in the arrays related to the remaining outputs 
pidly decreases. And so, the first few best outputs, in most cases, give a large 
umber of detected faults. This makes them sufficient to achieve a high fault-
 order to keep the design simple, no more than 16 outputs of the LFSR are selected 
r use in the design to feed the scan chain input. After selecting the best outputs to 
rve as data inputs of the multiplexer, the next step is to search for best outputs of the 
LFSR to be used as selection lines for the multiplexer.  
 
The next step after identifying the hard to 
 
ou
the scan chain input, and the faults detected
arrays.
ra
n
coverage. 
 
7.2.3 Selection of Best Multiplexer and Best Selection Lines 
In
fo
se
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If we search for k bits to act as sele o in  iplexer from an n bit LFSR, 
then we have a number of different com a n iven  equation (7.2). 
 
= 
cti n l es for a mult
bin tio s g  by
⎟⎟⎠
⎞
⎜⎜⎝
⎛
k
n
!)!(
!
kkn
n
×−
                               Number of combinations =                           (7.2) 
 
So, for example, if we have an LFSR with 16 bits and it is found that 8 of its outputs 
are sufficient to get a targeted fault-coverage with an acceptable test length, then the 
minimum size multiplexer to be used is 8x1. In this case we will search for the best 3 
selection lines out of 16 bits; hence we have 560 different combinations. For this 
example, the method will construct 8 arrays, one for each LFSR output that will be 
connected with a multiplexer data line. The arrays contain the initial value of the 
LFSR at the scan cycle corresponding to each of the target faults that is detected by 
that output. The best three bits are selected by using the array that contains the LFSR 
initial values corresponding to the best output. Then for the first possible combination 
(e.g. bit1,bit2,bit3) it searches through all the stored initial values and counts how 
many different values this combination has (the minimum is 1 and maximum is 8). 
This process is then repeated for all possible different combinations (i.e. (bit1, bit2, 
bit4), (bit1, bit2, bit5)…(bit n-2, bit n-1, bit n)). The combination that has the 
minimum count of different values among the stored initial values of LFSR is 
considered as the best one to act as the selection lines of the multiplexer. 
 
 In general, if we have 8 outputs of the LFSR to be connected with the multiplexer 
data lines to feed the scan chain, then 3 selection lines are sufficient to detect the 
faults stored in all of these arrays if it is possible to find a set of three bits combination 
that has one fixed value for all of initial values of LFSR for the best output, a second 
fixed value for the second best output, and so on. Since in most scenarios this will not 
be possible, it is often better to use a larger multiplexer, in which each of the best 8 
outputs of the LFSR can be connected with more than one data line, hence increasing 
the flexibility of the system. In the proposed design a decision was taken to use 
multiplexer sizes up to 64x1 in order to keep the area overhead relatively small, hence 
the search will be performed on up to six-bit combinations. 
here are two problems to be solved. Firstly, the number of combinations that need to 
be examined may be infeasibly large. For example, for six-bit combinations and a 32 
bit LFSR there are 906,192 different com R size of 64 
T
binations. However, for an LFS
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the number of combinations increases to 4, ,3 . is requires an excessive 
computation time. A decision was therefore tak  to ea  for combinations of the 
first 32 bits only. 
 
The second problem is the possibility of conflict between two or more different 
outputs for a specific value of the selection lines. This problem is solved by assigning 
the value of the selection lines to the output that detects more faults with respect to 
this value. In the case of excessive conflicts between outputs for a combination of 
selection lines, then a new search for a better combination is done. 
 
7.2.4 Determination of the Final Fault Coverage for the New Design 
The final step to be done is to apply the test vectors generated by the MO-LFSR 
design to the CUT to get the final fault coverage. This step is needed to check how 
many faults are not detected as a result of some conflicts between different outputs 
related to the value of selection lines. 
 
Example 7.2: The aim of this example is to explain the algorithm step by step. This is 
eal example, but it is used for the sake of illustration only. Assume we have a 
CUT with 100 faults (F1, F2, F3,… ,F100). A 6-bit LFSR (assume the cell names are A, 
B, C, D, E, and F) is used to generate  faults of this CUT. The 
following steps are the steps in e i  described above to get high 
fault coverage: 
 
Step 1: Identify the hard to detect f ults. This is obtained by 
simulating the CUT for 6 different se s n h f l etected in 3 or more case are 
not considered as hard to detect faults. The remaining faults are considered as hard to 
on, assume that faults F1 to F10 are found to be 
among other outputs. Then we want to find the second best output among the 
 7 974 68 Th
en  s rch
not a r
 test vectors to test the
clud d n the algorithm
aults among the 100 fa
ed , a d t e au ts d
detect faults. For the sake of illustrati
hard to detect faults. 
 
Step 2: We simulate the CUT for each LFSR output (A to F) to find which of the hard 
to detect faults (F=1 to F10) will be detected by each one. Table 7.6 shows the faults 
detected by each output. It is clear that the output taken from cell D has the best fault 
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remaining outputs (i.e. outputs of cells A, B, C, E, and F). To find this, we have to 
delete the faults detected by cell D from the fault list detected by each output, table 
.7 shows the new list, the faults that already detected by cell D are shown in gray. In 7
the same way, table 7.8 shows the third and the fourth output to participate in feeding 
the input of the scan-chain. 
 
TABLE  7.6: FAULTS DETECTED BY EACH OUTPUT 
A B C D E F
F1 F2 F2 F2 F4 F3
F F F F F F4 5 3 4 5 8
F6 F8 F4 F5  F10
  F9 F6   
   F7   
   1st   
 
 
TABLE  7.7 SEARCHING FOR THE 2ND BEST OUTPUT 
A B C D E F
F1 F2 F2 F2 F4 F3
F4 F5 F3 F4 F5 F8
F6 F8 F4 F5  F10
  F9 F6   
   F7   
   1st  2nd 
 
 
TABLE  7.8 FINDING THE BEST OUTPUTS TO DETECT ALL THE REQUIRED FAULTS 
A B C D E F
F1 F2 F2 F2 F4 F3
F4 F5 F3 F4 F5 F8
F6 F8 F4 F5  F10
  F9 F6   
   F7   
3ed  4th 1st  2nd 
 
 
Step s ow s t  es mu er e ells to act as 
selec i u x ab  sh  fo  str – the 
initial value s  t F r c les e o D e 
scan .
 
 
 
 3: The ta k n  i o find the b t size ltiplex and th  best c
tion l nes for this m ltiple er. T le 7.9 ows – r sake of illu ation 
 in ide he L SR fo  the s an cyc  wher utput  is used to feed th
-chain  
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TABLE  7.9 OUTPUT D FAULTS AND LFSR INITIAL VALUES 
Output D 
LFSR Initial Value Fault A B C D E F 
F2 1 0 1 0 1 0 
F4 0 0 1 0 1 1 
F5 1 1 1 1 1 1 
F6 1 1 0 1 0 0 
F7 0 0 0 0 1 0 
 
 
Since we have 4 outputs that detect all faults, then the minimum size multiplexer that 
can be used is 4x1. Hence, 2 selection lines are required. But in order to connect each 
of the 4 outputs to the four data lines (i.e. each output will be connected to one data 
line only) then the selection line should be 00 for one output, 01 for the second, 10 for 
the third and 11 for the last. For example, for output D in table 7.9, if selection lines 
AB are used, the output D will be connected to 3 data lines of the multiplexer. This is 
because for F2 detected by output D, the value of AB is 10 (i.e. data line # 2 will be 
served for output D), and for F4, the value of AB is 00 (i.e. data line # 0 will be 
reserved for output D), and for F5, the value of AB is 11 (i.e. data line # 3 will be 
reserved for ou e v ( inally, for F7 
the value of AB   as Henc ata li e reserved for output D, and 
the remaining 3 ut t f  one data line, w is os  
 
Thus, it is bett 1 iplex is c ac tp  be connected 
to more than one data line since we have tputs and 8 d lin et us start with 
the best output (i.e. output D) arch e be lls  ac election lines. 
ince we have 6 cells, and we have to search for a 3 cell combination, then we have 
ns. For example, if we select the combination ABC, then we 
an see that in table 7.9 that this combination has the value 101 for F , 001 for F , 111 
re
tput D),  fo hand r F6, t al of ABue  is 11 same as F5). F
 is 00 (same  F4). e, 3 d nes ar
 outp s mus it into hich imp sible.
er to use an 8x  mult er. In th ase, e h ou ut can
4 ou ata es. L
 to se for th st 3 ce  to t as s
S
20 different combinatio
c 2 4
for F5, 110 for F6, and 000 for F7, hence, output D will reserve 5 data lines of the 8x1 
multiplexer. But we need the combination with the minimum number of values in 
order to keep more data lines for the other outputs. Table 7.10 shows for each of the 
20 combinations, the number of data lines that will be reserved for output D. It is clear 
from table 7.10 that if we use the combination ABD or BDE then 3 data lines of the 
8x1 multiplexer will be reserved for output D, hence it is recommended to use one of 
these combinations in order to keep 5 data lines for the other outputs. 
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TABLE  7.10   NUMBER OF DATA LINES THAT WILL BE RESERVED FOR OUTPUT D FOR DIFFERENT 
COMBINATIONS 
Combinations ABC ABD ABE ABF ACD
Diff. Values 5 3 4 5 5 
Combinations ACE ACF ADE ADF AEF
Diff. Values 4 5 4 5 5 
Combinations BCD BCE BCF BDE BDF
Diff. Values 4 4 5 3 4 
Combinations BEF CDE CDF CEF DEF
Diff. Values 5 4 5 4 4 
 
Let us choose the combination ABD for selection lines, then output D will be 
, F ), line 4 (for F ), and line 7 (for F , F ). Finally, 
t to this line. Another way is to search for another combination other than 
connected to data line 0 (for F4 7 2 5 6
Table 7.11 shows the initial value of the LFSR for the faults detected by output F, 
output A, and output C. Since we have chosen the combination ABD to act as a 
selection line, the output F will be connected with data line 6 (for F3), data line 5 (for 
F10), and data line 0 (for F8). Also output A will be connected with data line 1 (for F1), 
and output C will be connected with data line 2 (for F9). Note that we have a conflict 
at data line 0, since we want to connect it with output D and output F. This conflict 
can be solved in many ways. One approach is to leave a fault undetected and connect 
one outpu
the lines ABD, for example we can use the lines BDE. Also we can use a bigger 
multiplexer (e.g. 16x1) in order to allow more data lines to be connected with each 
output and minimising the number of conflicts between different outputs. 
 
TABLE  7.11 INITIAL VALUES OF LFSR FOR OUTPUTS F, A, AND C 
Output F 
LFSR Initial Value Fault a b c d e f 
F3 1 1 1 0 1 0 
F8 0 0 0 0 0 1 
F10 1 0 1 1 0 1 
Output A 
F1 0 1 0 1 1 0 
Output C 
F9 0 0 1 1 1 0 
 
7.3 Experimental Results 
The algorithm described in the previous section was used to design the MO-LFSR 
size the lower the hardware area overhead, since the number of gates and the number 
of selection lines is reduced, and each selection line requires a D-FF to store its value 
which contains an LFSR, a multiplexer, and extra D-FFs. The smaller the multiplexer 
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throughout the scan cycle. On the other hand, a larger multiplexer size gives more 
flexibility to achieve better fault coverage, since each selected output that feeds the 
scan chain can be connected to more data lines.  
 
First, for a specified test length, some ISCAS’89 benchmark circuits have been 
 we 
identify at can be detected if this output is used to feed the 
used. Then the next 3 columns show for a target test length (TLT), the effective 
e conventional LFSR and the MO-LFSR, 
respectively. Alternatively, the last three columns show for a target EFC (EFCT) the 
respect
 
simulated in order to identify the hard to detect faults. Then for each LFSR output,
 a list from the hard faults th
scan chain. Then we search for the best outputs of the LFSR to feed the scan chain 
through a multiplexer and to search for the best outputs to act as selection lines of the 
multiplexer. Finally, The MO-LFSR is used to generate test patterns for full scan 
ISCAS’89 sequential circuits.  
 
Table 7.12 shows the experimental results for some of the ISCAS’89 benchmark 
circuits. The first column states the name of the benchmark circuit used in the 
experiments. The second column is used to specify the scan chain size, where primary 
inputs and flip-flops in each benchmark circuit were configured to act as a full scan 
chain. The third column specifies the size of the LFSR used as the TPG. The fourth 
column shows how many outputs of the LFSR feed the scan chain input through a 
multiplexer so as to get a high fault-coverage. The fifth column states the size of the 
MUX 
fault coverage (EFC) obtained by using th
test length (TL) needed by a conventional LFSR and by the proposed MO-LFSR, 
ively. 
TABLE  7.12      EXPERIMENTAL RESULTS ON ISCAS’89  BENCHMARK CIRCUITS USING THE MO-LFSR 
EFC% TL CKT m n # of outputs 
MUX 
Size TLT LFSR MO-LFSR EFCT% LFSR MO-LFSR 
S420 35 64 5 16x1 512 86.74 98.37 98.37 8200 512 
S641 54 32 7 32x1 256 81.86 97.41 97.41 2400 256 
S713 54 32 6 32x1 256 84.53 97.42 97.42 2700 256 
S820 23 32 9 32x1 1024 92.94 99.65 99.65 13600 1024 
S953 45 32 12 32x1 1024 88.97 99.26 99.26 23600 1024 
S1196 32 32 10 32x1 1024 88.00 99.52 99.52 22800 1024 
S1238 32 32 11 32x1 1024 87.63 99.22 99.22 17300 1024 
S1423 91 64 6 16x1 512 96.60 99.53 99.53 4700 512 
S5378 214 64 13 64x1 2048 83.53 99.78 99.78 56400 2048 
S9234 247 32 16 64x1 8192 75.08 95.75 95.75 172000 8192 
S13207 700 32 8 64x1 4096 68.71 98.31 98.31 184000 4096 
S15850 611 64 14 64x1 4096 74.51 96.04 96.04 161000 4096 
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From table 7.12 it is clear that the results of EFC and TL obtained by using the MO-
LFSR are significantly better than those obtained by using a conventional LFSR. 
Another comparison between the MO-LFSR technique and an existing technique 
und in [128] is shown in table 7.13. Where the technique used in [128] is a 
the seeds. The first column in table 7.13 shows the circuit name. The second and 
ird columns show the TL and EFC obtained by [128], while the next two columns 
show the TL and EFC of the MO-LFSR design. Finally, the last two columns show 
mn 
shows  [128] 
and EF ows how much higher is the effective fault coverage. As shown 
 RESULTS WITH THOSE OBTAINED BY [128] 
Results in [128] Proposed Design Improvement 
fo
reseeding technique for LFSR-based BIST application, in which multiple seeds are 
produced by the TPG itself to deal with hard-to-detect faults without using ROM to 
store 
th
the improvements obtained by the MO-LFSR regarding TL and EFC. TL% colu
how shorter is the test length in the proposed design over the method in
C% column sh
in the table, the proposed design achieves higher effective fault coverage for all the 
circuits while it uses a shorter test length for all of the circuits except S820. 
 
TABLE  7.13 COMPARING MO-LFSR
CKT TL EFC% TL EFC% TL% EFC% 
S420 2132 92.2 512 98.37 76 6.17 
S641 1399 97.4 256 97.41 82 0.01 
S713 1899 92.1 256 97.42 87 5.32 
S820 978 91.9 1024 99.65 -5 7.75 
S953 3218 99.0 1024 99.26 68 0.26 
S1196 11762 99.2 1024 99.52 91 0.32 
S1238 7146 94.5 1024 99.22 86 4.72 
S1423 1244 98.3 512 99.53 59 1.23 
S5378 9103 98.3 2048 99.78 78 1.48 
S9234 12192 91.9 8192 95.75 33 3.85 
 
7.4 Conclusion 
 
This chapter has presented a new technique to achieve high fault coverage with a 
short test length for test-per-scan BIST. The technique is based on the use of more 
than one cell output of the LFSR to feed the scan chain using a multiplexer such that 
hard to detect faults can be detected with a short test sequence. Experimental results 
on ISCAS’89 benchmark circuits show that the proposed method is efficient in 
reducing test length and increasing fault coverage with a modest hardware area 
overhead. Comparison with conventional LFSR and another proposed technique 
shows that the MO-LFSR is much better for most benchmark circuits. 
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8      Conclusions and Future Work 
and for portable electronic devices with long lifetime battery and 
many f igital circuits either during fabrication or during operational 
lifetime. If these faults remain undetected, then there is no way to distinguish good 
nd cost-efficient process, it 
ould detect all or most of the faults (stuck-at-faults on this thesis) that may occur in 
it is very important to produce techniques 
at compromise between hardware overhead, test application time, and the obtained 
ult coverage.  
This thesis has focused on reducing the power consumption during test application, 
t length.  
 
 
 
The increasing dem
reliable functionality has led to increased interest in low power design. However, 
aults may arise in d
chips from faulty chips. Hence, test is a necessary part of the manufacturing process. 
However, it is found that the power consumption during test is higher than during 
normal operation. Thus, it is very important to develop techniques for low power 
testing.  
 
On the other hand, in order for testing to be a reliable a
sh
digital circuits within an acceptable test length (and, therefore, test application time) 
and acceptable storage space. Hence, deterministic tests (which store test vectors in 
memory) are not the optimal solution since they need a huge storage space for large 
circuits. However, random TPGs are not good since there are some faults (known as 
random pattern resistant faults) that need a very long sequence of test vectors (i.e. an 
extremely long test application time). Thus, 
th
fa
 
and increasing the fault coverage with a short tes
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8.1 Summary of Thesis Contribution and Main Conclusions 
This thesis has concentrated on the improvement of many test parameters in order to 
improve quality and cost of testing of digital VLSI circuits. The main contributions of 
this thesis are summarised in the following subsections. 
 
8.1.1 Average Power Minimisation in Test-per-Clock BIST using 
Low Transition LFSR 
PG for test-per-
lock BIST to achieve moderate results in power savings. The results obtained from 
the BS-LFSR can be further improved by combining it with other low power testing 
l LFSR, replacing the LFSR by the BS-LFSR. 
Transition LFSR 
Another contribution of this thesis is the reduction of average power consumption in 
e test-per-scan version of the BS-LFSR 
The first contribution of this thesis is reduction of the power consumption of test-per-
clock BIST by using the BS-LFSR as a low transition TPG. Furthermore, the BS-
LFSR design is based on new theoretical concepts derived from the properties of the 
LFSR and proved to be valid for any LFSR, regardless of the number of stages and 
the characteristic polynomial. The BS-LFSR can be used as a new T
c
technique that uses the conventiona
Also, the BS-LFSR can be extended to the rotational LFSR (RLFSR) for test-per-
clock applications. In this way further power saving can be achieved. The main 
drawback of the test-per-clock BS-LFSR and RLFSR is that the hardware area 
overhead depends on their size: an extra multiplexer is needed for each D-FF cell 
used. 
 
8.1.2 Average Power Minimisation in Test-per-Scan BIST using Low 
scan-based BIST. This is achieved by using th
or RLFSR. It has been shown that the BS-LFSR can be configured in special 
configurations that reduce the number of transition inside the scan-chain by 50% with 
an area overhead of only one extra 2x1 multiplexer.  
 
On the other hand, the RLFSR, of which the BS-LFSR is a special case, can be used 
to reduce the number of transitions in single scan-chain circuits as well as in the 
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multiple scan-chain circuits. Furthermore, using the RLFSR with multiple scan paths 
circuit can significantly reduce the correlation between the test vectors loaded into 
different paths, thus removing the need for the phase shifter that is required when a 
conventional LFSR is used to feed multiple scan chains. 
 
The presented low transition LFSRs can replace the conventional LFSR in many low 
power methods in order to achieve further reduction to the power consumption during 
st. 
 
irstly, the peak power may arise as a result of scanning in the test vector because in 
me test vectors it could be that most of the consecutive bits have different values 
.e. there is a transition between them). This source of peak power violation is 
liminated or reduced by using the BS-LFSR for test-per-scan BIST which reduces 
e number of transitions by 50% in a test vector. 
he second source of peak power violation is while scanning out a captured response. 
his will happen if in the captured response, most of the consecutive cells in the scan-
hain have different values (i.e. transition will occur with each scan shift). This 
roblem has been solved using a cell ordering algorithm that aims to connect the cells 
hich will probably have similar values in the captured response with each other. In 
is way this source of peak power violation will be significantly reduced. 
The peak power that may arise in the test cycle (called capture power), is the third 
urce of peak power violations in scan-based BIST. This happens when the applied 
te
8.1.3 Scan and Capture Peak Power Minimisation in Scan-Based 
BIST using BS-LFSR, and 2-Phase Scan-Chain Ordering 
Algorithm 
A study has been presented about sources of peak power violations in test-per-scan 
BIST. It has been shown experimentally that in order to significantly reduce the 
overall peak power in scan-based BIST, three different components should be taken in 
consideration simultaneously.  
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test vector (which exists inside th  the beginning of the test cycle) 
nd the captured response (which exists inside the scan-chain cells at the end of the 
st cycle) have a large Hamming distance. This problem is solved by a second phase 
of scan cell orderin  that every pair of 
onsecutive cells w est vector in most 
f the cases since the BS-LFSR is a low transition TPG.  Then if a cell in the scan 
 vector, then the last two cells are connected with each 
other in the scan-chain. This will reduce the capture peak power. 
 
Increasing Fault Coverage in Scan-Based BIST using a Multi-
Output LFSR 
Normally, when random TPGs generate and apply test vectors, the fault coverage 
rises at first, and then levels off. Application of further test vectors then provides little 
further increase in fault coverage. This is because the CUT has faults called random 
pattern resistant faults (or hard to detect faults).  In order to achieve a perfect (or near-
erfect) fault coverage with these TPGs such as the LFSR, the test length will be 
xtremely high (in some cases it will be in term of years). 
 
 final contribution of this thesis is to introduce a new technique to achieve a high 
 
e scan-chain cells at
a
te
g that u S-LFSR
ill probably have the same value in the scanned t
ses one of the properties of the B
c
o
chain will probably have the same value during the test cycle (i.e. its value in the 
applied vector is the same as in the captured response) if two other cells have the 
same value in the applied test
Using these three algorithms together in one design will give substantial reductions in 
the overall peak power in the CUT. 
 
8.1.4 
p
e
A
fault-coverage within an acceptable test length. This technique is based on using more 
than one cell of the LFSR to feed the scan-chain input in each scan cycle. The cell that 
detects some of the hard to detect faults will be chosen at the beginning of the scan 
cycle. This technique significantly improves the fault coverage with a low-to-
moderate hardware area overhead. 
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8.2 Suggestions for Future Work 
While this dissertation has studied some properties of the LFSR and developed some 
techniques for low power testing and high fault coverage, there are several points that 
can be investigated further in order to develop other techniques that are an 
improvement on existing techniques. In this section, a number of future research 
directions in the field of testing will be briefly described. 
 
8.2.1 Investigation of LFSRS’ Properties 
Since many of th  properties and 
observations about the behaviour of ching for other properties and 
observations ma  developing hniques that improve the fault coverage, 
power consum on a  any o her parameters related to test. Furthermore, since the 
LFSRs have m y app ation other han te ting of digital VLSI circuits, many of the 
properties may be useful in these applications such as cryptography. 
 
8.2.2 w P
All of the tech iques escrib odel, 
which is the m ult del. owe r, del y test g, w ch is ased on 
a delay lt m del, is ecom inc sin important he  flow. Delay testing 
is used to veri hat rcuit ets  sp ication. W al low power 
approac  ha een pos or k-a ult del s, f r t iq of low 
power delay testing have been proposed despite its im s. 
Thus, further techniques and met olo s to address this problem should be 
conside  in re r rch.
 
8.2.3 te on- hip OC Te
Recent developments in sem nology and design tech ique ake it 
possibl  int ate ions an tors  a single ch p to f rm system-on-a-chip 
(SOC). we  pro ms related to SOC test still exis d. These problem include 
test tim e, and test power. The t ti prob em a  test ower roblem 
e techniques presented in this thesis are based on new
LFSRs, sear
y help in  new tec
pti nd t
an lic s  t s
Lo ower Delay Test  
n d ed in this thesis are based on the stuck-at fault m
ost-widely used fa mo  H ve a in hi  b
 fau o  b ing rea gly  in t  test
fy t a ci  me  its timing ecif hile sever
hes ve b  pro ed f stuc t fa mo  t ste e ew echn u s e
portance in today’s system
hod gie
red futu esea   
Sys m- a-C  (S ) st 
iconductor tech n s m 
e to egr mill  of tr sis  in i o
 Ho ver, ble te s 
e, test storag  tes me l nd p  p
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are high rela  to e  other. In S  te g, e  cor is tested independently and 
the inte nne ire tween the cores are tested as well. If several cores are tested 
serially, then this will r duce the ave power consumption but will increa he test 
time. If all or some of the cores are tested concur crease the test 
time but will increase the avera po  consumption. Theref , t power 
consum n r ricts h  num r o res t can be tested concurrently. (There are 
additional factors that restrict er o ores at c be ed cur ut 
they are not the concern here). Thus, if power consumption in SOC can be reduced, a 
larger number o  cores an be tested cu tly reb du  te me.  
 
8.2.4 nd  Ac s M o RA ) T t 
Despite the fact that there are m p pos tec ques to im power 
consum on during te t, ther pe o b ly w tio hat  de ated to 
memori Du  no l system op tion nly one me ory b nk is ccessed at any 
iven time from the several banks included in the memory [154]. By contrast, during 
st it is desired to test all banks concurrently in order to reduce the test time and to 
mplify the BIST control circuit. Unfortunately, this will lead to very high power 
onsumption compared with normal operation. Thus reducing test power in memories 
 
ly ted ach OC stin ach e 
rco ct w s be
e rage s  te
rently, then this will de
ge wer ore est 
ptio e ts t e be f co  tha
 the numb f c  th an test con rently, b
f  c  con rren  the y re cing st ti
Ra om ces em ry ( M es
any ro ed h in  m ni is  e
pti s e ap ar t e on a fe solu ns t  are dic
es. ring rma era , o m a  a
g
te
si
c
is one of the hot directions for future research.  
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 Appendix A 
 
 
A max
polyno
interna l length 8-bit 
. 
 
 
Maximal-Length LFSR 
Primitive Polynomial/Tap Sequence 
 
imal length LFSR can be either represented by the primitive polynomial it 
implements, or by the location of the tap sequences. For example, the primitive 
mial in equation (A.1) 
 
                                               P(x) = x8+x6+x5+x+1                                              (A.1) 
 
can be implemented by an 8-bit external-XOR LFSR as shown in Fig. A.1, or 
l-XOR LFSR as shown in Fig. A.2. Alternatively, the maxima
LFSR can be denoted by numbers that indicate the tap sequence (or the locations of 
feedback). Thus, the 8-bit LFSR can be represented in terms of tap sequence as (8  6  
5  1)
 
Fig. A.1    8-bit External LFSR that implements primitive polynomial P(x) = x8+x6+x5+x+1 
 
 
 
 
A.2    8-bit Internal LFSR that implements primitive polyno 8 6 5Fig. mial P(x) = x +x +x +x+1 
It is im
hence,  stages there are many different LFSRs that can be 
 to
shows for the LFSR stages from 2 to 64 the tap sequences (up to 3 choices different 
 
 
portant to note that the primitive polynomials for a degree are not unique, 
for any number of required
used  generate the maximal length sequence (also called m-sequence). Table A.1 
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tap sequences) for a maximal length LFSR [7, 152, 153]. Note that table A.1 states 
han one LFSR tap sequence for maximal length LFSR, one using 2 tap more t
sequences (if any), and one or two with 4 tap sequences.  
 
Another important note is that if, for a specific degree, there is a known primitive 
polynomial, then it is easy to directly find another one which is called the reciprocal 
polynomial. For example, if P1(x) = x8+x6+x5+x+1 is a primitive polynomial, then 
P2(x) = x8 + x2+x3+x7+1 is also primitive polynomial.  
 
In general, if P1(x) = xn+ xd1+xd2+xd3+1 is a primitive polynomial of degree n, then its 
reciprocal primitive polynomial is P2(x) = xn+xn-d1+xn-d2+xn-d3+1. Thus, in table A.1 it 
polyno
Table A.1   Different tap sequences for maximal-length LFSR 
is possible to find more choices for tap sequences by using the reciprocal primitive 
mials. 
 
 
Tap Sequence 
n Choice 1   Choice 2  
( 2 taps) (4 taps) (4 taps) 
Choice 3  
2 2 1         
3 3 2         
4 4 3         
5 5 3 5 4 3 2     
6 6 5 6 5 3 2     
7 7 6 7 6 5 4     
8   8 6 5 4     
9 9 5 9 8 6 5     
10 10 7 10 9 7 6     
11 11 9 11 10 9 7     
12   12 6 4 1     
13   13 4 3 1     
14   14 5 3 1     
15 15 14 15 14 13 11     
16   16  15 13 4 16 14 13 11 
17 17 14 17 16 15 14     
18 18 11 18 17 16 13     
19   19 6 2 1 19 18 17 14 
20 20 17 20  19 16 14     
21 21 19 21 20 19 16     
22 22 21 22 19 18 17     
23 23 18 23 22 20 18     
24   24 23 22 17 24 23 21 20 
25 25 22 25 24 23 22     
26   26 6 2 1     
27   27 5 2 1 27 26 25 22 
28 28 25 28 27 24 22     
29 29 27 29 28 27 25     
30   30 6 4 1     
31 31 28 31 30 29 28     
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32   32 22 2 1 32 30 26 25 
33 33 20 33 32 29 27     
34   34 27 2 1 34 31 30 26 
35 35 33 35 34 28 27     
36 36 25 36 35 29 28     
37   37 36 33 31     
38   38 6 5 1     
39 39 35 39 38 35 32     
40   40 38 21 19 40 37 36 35 
41 41 38 41 40 39 38     
42   42 41 20 19 42 40 37 35 
43   43 42 38 37     
44   44 43 18 17 44 42 39 38 
45   45 44 42 41     
46   46 45 26 25 46 40 39 38 
47 47 42 47 46 43 42     
48   48 47 21 20 48 44 41 39 
49 49 40 49 45 44 43     
50   50 49 24 23 50 48 47 46 
51   51 50 36 35 51 50 48 45 
52 52 49 52 51 49 46     
53   53 52 38 37 53 52 51 47 
54   54 53 18 17 54 51 48 46 
55 55 31 55 54 53 49     
56   56 55 35 34 56 54 52 49 
57 57 50 57 55 54 52     
58 58 39 58 57 53 52     
59   59 58 38 37 59 57 55 52 
60 60 59 60 58 56 55     
61   61 60 46 45 61 60 59 56 
62   62 61 6 5 62 59 57 56 
63 63 62 63 62 59 58     
64   64 63 61 60     
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